

Technical Report  
759

# An Array Computer for Digital Signal Processing

M.A. Zissman

5 January 1987

---

**Lincoln Laboratory**

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

*LEXINGTON, MASSACHUSETTS*



---

Prepared for the Department of the Air Force  
under Electronic Systems Division Contract F19628-85-C-0002.

Approved for public release; distribution unlimited.

ADA178335

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology, with the support of the Department of the Air Force under Contract F19628-85-C-0002.


This report may be reproduced to satisfy needs of U.S. Government agencies.

The views and conclusions contained in this document are those of the contractor and should not be interpreted as necessarily representing the official policies, either expressed or implied, of the United States Government.

The ESD Public Affairs Office has reviewed this report, and it is releasable to the National Technical Information Service, where it will be available to the general public, including foreign nationals.

This technical report has been reviewed and is approved for publication.

FOR THE COMMANDER

A handwritten signature in dark ink, reading "Thomas J. Alpert". The signature is fluid and cursive, with a large initial "T" and a stylized "A".

Thomas J. Alpert, Major, USAF  
Chief, ESD Lincoln Laboratory Project Office

Non-Lincoln Recipients

**PLEASE DO NOT RETURN**

Permission is given to destroy this document  
when it is no longer needed.

**MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
LINCOLN LABORATORY**

**AN ARRAY COMPUTER FOR DIGITAL SIGNAL PROCESSING**

***M.A. ZISSMAN***  
***Group 24***

**TECHNICAL REPORT 759**

**5 JANUARY 1987**

**Approved for public release; distribution unlimited.**

**LEXINGTON**

**MASSACHUSETTS**



## **ABSTRACT**

This report describes the implementation of a MIMD array computer designed and built at the Lincoln Laboratory for signal processing. Some of the software tools needed to successfully use such an array are discussed, and the software package written to allow debugging of the array from a host computer is described. The first application of the array, a 12-channel filter bank front-end for a speech recognition system, is discussed. Finally, a block diagram compiler is described. This compiler converts block diagrams, entered at a CAE workstation, into efficient assembly code for all cells in the array.

# TABLE OF CONTENTS

Abstract	iii
List of Illustrations	vii
<b>1. INTRODUCTION</b>	<b>1</b>
<b>2. HARDWARE OVERVIEW</b>	<b>5</b>
2.1 The Cell	5
2.2 The Interfaces	7
2.2.1 Host Network Interface	7
2.2.2 Analog Interfaces	7
2.2.3 MULTIBUS Interface	7
2.3 Implementation	9
<b>3. BASIC SOFTWARE DEVELOPMENT TOOLS</b>	<b>11</b>
3.1 Control Schemes	11
3.1.1 In-Circuit Emulation Method	11
3.1.2 Host Control Method	11
3.1.3 PROMs	12
3.2 Implementation of Host Control	12
3.2.1 Host Control Software	12
3.2.1.1 Host Computer	13
3.2.1.2 Host Network Interface	13
3.2.1.3 TMS32010 Cells	13
3.2.2 Interprocessor Communication	13
3.2.2.1 Intercell Protocol	14
3.2.2.2 HNI/Cell Communication	17
3.2.2.3 Host/HNI Communication	17
3.2.3 Command Example	18
3.2.4 Running and Stopping	19
3.3 Testing and Evaluation	19
<b>4. TWELVE-CHANNEL FILTER BANK</b>	<b>23</b>
4.1 Application Software	23
4.2 Application Hardware	23
4.3 Evaluation	26

5. HIGH-LEVEL SOFTWARE DEVELOPMENT TOOLS	27
5.1 The Block Diagram	31
5.1.1 Primitive Bodies	31
5.1.2 Hierarchy — Nonprimitive Bodies	35
5.1.3 Interconnection of Bodies — Signals	35
5.1.4 The Synchronous vs Asynchronous Issue	35
5.1.5 Partitioning Assignment	39
5.2 Block Diagram Compiler	41
5.2.1 Graphics Modules	44
5.2.1.1 Graphic Data Entry System	44
5.2.1.2 Graphic Sub-Compiler	44
5.2.2 Data Base Generation Modules	44
5.2.2.1 Signal Table Generator	44
5.2.2.2 Primitive Table Generator	47
5.2.3 Partitioning Module — The Splitting and Routing Program	47
5.2.3.1 Splitting a Multi-Cell Application	47
5.2.3.2 Routing Intercell Data Transfers	49
5.2.4 Code Generation Modules	49
5.2.4.1 Ordering Program	49
5.2.4.1.1 C1 — The Simplest Constraint	49
5.2.4.1.2 C2 — Feedback Handling Constraint	50
5.2.4.1.3 C3 — The Delay Handling Constraint	50
5.2.4.1.4 The Asynchronous/Synchronous Constraint	51
5.2.4.2 Assembly Code Generator	57
5.3 Task Assignment Tool	57
5.4 Efficiency and Evaluation	57
5.4.1 Easing the Programming Task	60
5.4.2 Efficiency	60
5.4.3 Conclusion	61
6. CONCLUSIONS	63
Acknowledgments	65
References	67
APPENDIX — USER COMMANDS	69

## LIST OF ILLUSTRATIONS

Figure No.		Page
1	IIR and FIR in Series	2
2	Cell Block Diagram	5
3	Array Examples	6
4	Array Examples with Interfaces	8
5	Prototype Test Stand	10
6	Five-Channel Filter Bank Block Diagram	20
7	Twelve-Channel Filter Bank Block Diagram	24
8	Two-Cell MULTIBUS Card	25
9	Second-Order Filter	28
10	Simple Application Block Diagrams — 1	29
11	Simple Application Block Diagrams — 2	30
12	ADDER1, ADDER2, GAIN	32
13	DELAY and GAIN_SPEC	33
14	(a) SOS Body, and (b) Definition	34
15	(a) Two Drawings, Same Meaning; (b) Asynchronous Primitives	36
16	(a) ADAPTIVE_GAIN, and (b) DOWN	37
17	Asynchronous Example	38
18	Diagram with PROC_NUMs	40
19	IIR and FIR in Series	42
20	BDC Flowchart	43
21	IIR/FIR Parsed Expansion File	45
22	Part of the IIR/FIR Signal and Primitive Tables	46
23	Splitting and Routing	48
24	Asynchronous Block Diagram to Flowchart Conversion	52
25	Block Diagram with Asynchronous Primitives	54
26	An Ordered Process Table	55

<b>Figure No.</b>		<b>Page</b>
27	IIR/FIR Process Table; Primitive Macro Programs	56
28	Assembly Code for Cell 0000	58
29	BDC vs Manually Written Code	59



# AN ARRAY COMPUTER FOR DIGITAL SIGNAL PROCESSING

## 1. INTRODUCTION

Many problems in the field of real-time digital signal processing can be solved efficiently using parallel and pipelined architectures. One type of architecture which has been exploited is the array processor. Generally, an array processor consists of (1) a grid of cells where a cell is the basic processing element, and (2) a network of data paths through which the cells communicate with each other. The structure of the cells and the manner in which they are interconnected depend on the particular application.

Besides differing in hardware, each array processor can be categorized by the type of software which it runs. Single instruction stream-multiple data stream (SIMD) machines require that each cell be running the same program.<sup>1</sup> Another class of machine, the pipelined linear array, requires lock-step data communication between cells. A linear pipelined array with adjustable length has been built, with each cell consisting of a multiply-accumulate chip and memory.<sup>2</sup> Finally, multiple instruction stream-multiple data stream (MIMD)<sup>3,4</sup> machines have been suggested.

While SIMD architectures are well suited for highly structured problems, like matrix operations, they are not easily adapted to less-structured problems which arise in digital signal processing. Because each cell in the MIMD machine can execute a different program, the MIMD architecture has a far greater range of applications than the SIMD architecture. This fact was our major motivation for building a MIMD computer. It should be noted that a MIMD machine can emulate a SIMD system if all cells are running the same program.

A general-purpose systolic MIMD digital signal processing architecture has been designed at Lincoln Laboratory.<sup>5</sup> The architecture calls for an arbitrary number of processing cells to be connected in a rectangular array. Each cell can interface up to four other cells. All cells are identical. A cell is composed of a TMS32010 processor, RAM and PROM, four I/O ports, and support logic. The array as a whole communicates with the outside world through (1) A/D and D/A converters which can be connected at an edge of the array, (2) digital interfaces which convert, for example, data from the array into MULTIBUS protocol, and (3) a host network interface (HNI), containing an 8085 microprocessor, which allows array communication with a host computer via an RS-232-C port.

The Lincoln array, being built of discrete "off-the-shelf" components, cannot match the throughput of some of the array processors which have cells on a chip.<sup>6</sup> However, the effectiveness of a system is oftentimes better measured not by its speed in "bits-per-microsecond," but rather by its speed in "answers-per-month".<sup>7</sup> In the past, the drawback of MIMD systems has been that programming them has been difficult. In general, each cell in the array was programmed separately. The purpose of our project was not merely to build hardware, but to build a system which would take as input a high-level description of a task and would output a complete hardware and software design of an array processor which would implement that task in




Figure 1. IIR and FIR in series.

real time. Blackmer<sup>2</sup> has suggested this end-to-end approach for synchronous linear arrays, and Barnwell has been pursuing this goal for a nonsystolic multi-microprocessor system.<sup>8</sup>

To better understand the motivation for the work presented in this report, consider the user who wants to manually implement an application like an infinite impulse response (IIR) filter in series with a finite impulse response (FIR) filter on a MIMD machine. Ordinarily, the user would first draw a block diagram, such as that shown in Figure 1. Next, he would partition the block diagram among the cells in his machine, perhaps assigning the IIR filter to cell 1 and the FIR filter to cell 2. His third task would be to convert the block diagram into two programs, one for cell 1 and one for cell 2. While writing the programs, he would have to route intercell communication, which would be easy in this example, since data are being passed only from cell 1 to cell 2, but which would be difficult if the application were more complex. After the programs were written, each cell would be downloaded with the proper program. This might be done with In-Circuit Emulation (ICE). Finally, the user would be ready to enter the run-analyze-modify phase until the program was debugged.

As an alternative, the system described in this report can be used to automate and/or simplify most of these software development tasks. The *high-level software development tools* are able to convert a graphic block diagram description of an application, such as that shown in Figure 1, into source code for each cell in the array. This process is called *Block Diagram Compilation*. Using the Block Diagram Compiler (BDC), the user is shielded from the details of assembly coding each cell in the array. In addition, the system automatically routes communication between cells. Since the array is meant to run real-time applications, the code generated by the BDC must be efficient. Once the source code has been generated, *basic software development tools* are used to control the downloading of programs to the array and to debug the application programs. ICE is unnecessary. Both sets of tools are very useful in programming the MIMD hardware described herein.

The rest of this report describes: (1) the hardware design of the MIMD computer, the design of the interfaces, and the prototype implementation; (2) the software control system and debugger, including the method of controlling the array from a host computer; (3) the first application of the computer, a 12-channel filter bank for a speech recognition system; and (4) the high-level tools written to ease software development, including the block diagram compiler and the automatic code generator. Finally, some conclusions are drawn and further work is suggested.

## 2. HARDWARE OVERVIEW

This section describes the hardware comprising the array computer. Beginning with a discussion of the basic processing element, the cell, and continuing with a description of the various array interfaces, the section concludes with a brief description of the prototype system.

### 2.1 The Cell

As mentioned previously, the computer designed consists of a grid of identical asynchronous microprocessor-based cells. Each cell in the array consists of a single processing unit with four ports configured so that the cells can be connected into a rectangular grid. Figure 2 is a block diagram of the cell.






Figure 2. Cell block diagram.





**EXAMPLE 1 — STANDARD 3 × 4 CONFIGURATION**



**EXAMPLE 2 — NONSTANDARD CONFIGURATION**

*Figure 3. Array examples.*



The cell processing unit is centered around a TMS32010 digital signal processor, a 16-bit fixed-point processor capable of doing a multiply/accumulate in 200 ns. The chip has 128 words of on-board memory and the ability to access 4K words of external memory. A full complement of RAM and PROM are provided in each cell. The cell also contains four ports that allow it to communicate with its neighbors. Port-to-port data communication takes place over a 16-bit bus which is buffered by 16-word first-in-first-out (FIFO) memories, allowing the cells to operate asynchronously.

Figure 3 shows some examples of how cells are typically connected to form an array. The shape and size of the array are arbitrary and would be chosen by the user with a particular task in mind.

## **2.2 The Interfaces**

There are three interfaces which have been designed and implemented to interface the outside world. The Host Network Interface is used for control of the array. The Analog Interface and MULTIBUS Interface are used for data input and output. Figure 4 shows some array examples with the interfaces connected. The following three sections describe the interfaces.

### **2.2.1 Host Network Interface**


The Host Network Interface (HNI) allows a user access to the array from a host computer. This allows the user to control the array from the host, as discussed in Section 3. The HNI consists of a host interface, a network interface, and a microprocessor-based controller. The host interface, provided by a UART, is a standard RS-232-C connection. The network interface is similar to the standard cell port. Control of the HNI is provided by an Intel 8085 microprocessor, which is programmed to translate the hexadecimal packet data format of the array into the ASCII format used for communication with the host and vice versa.

### **2.2.2 Analog Interfaces**


The two types of analog interfaces, A/D and D/A converters, have 12-bit precision and sample at a 10-kHz rate. The analog interfaces also connect to the array through cell-like ports. The A/D allows analog input data entrance to the array, while the D/A permits output of analog data.

### **2.2.3 MULTIBUS Interface**

The MULTIBUS Interface (MBI) was designed to allow array communication with a microcomputer. The MBI is a MULTIBUS slave which interrupts the MULTIBUS controller indicating readiness to transmit or receive data. Once again, the MULTIBUS interface connects to the array through a cell-like port, but it is used to allow digital I/O with the array.



EXAMPLE 1




EXAMPLE 2


Figure 4. Array examples with interfaces.

### **2.3 Implementation**

The cell, complete with four ports, consists of about 60 chips, and fits on an Augat HPG10 high-density wire-wrap board. For the prototype system, two cells were built, along with a HNI and an analog interface. These four boards and the special-purpose test stand are shown in Figure 5. Connections were made through the 120-pin edge connectors at the bottom of each card.



**PROTOTYPE INTERCONNECTIONS**



**TEST STAND PHOTOGRAPH**

*Figure 5. Prototype test stand.*

### 3. BASIC SOFTWARE DEVELOPMENT TOOLS

This section describes the control and debugging system designed and implemented for the array processor. The first subsection outlines the three control schemes; the second subsection details the most useful of the three schemes, which also happened to be the most difficult of the three to implement; the final subsection offers an evaluation of the complete control and debugging package.

#### 3.1 Control Schemes

Three methods of controlling the array exist, with each method appropriate to a different phase of development. First, the In-Circuit Emulation scheme is valuable during the hardware verification phase. Next, the Host Control method is useful during software development. Finally, the PROM method is helpful after software verification, when an array is to be used for one special-purpose application. A description and evaluation of each of these schemes follow.

##### 3.1.1 In-Circuit Emulation Method

The first method of control is In-Circuit Emulation (ICE). Texas Instruments markets an emulator for the TMS32010 called an Evaluation Module (EVM). Each module has a cable which plugs into a cell in place of the TMS32010. Through this cable, the EVM controls the operation of the cell. The EVM contains its own memory, two RS-232-C ports for communication to a host and to a terminal, as well as most of the common microprocessor development debugging tools. In addition to the Texas Instruments product, Hewlett Packard has made available a TMS32010 adapter for its Model 64000 microprocessor development workstation.

For small arrays (less than four cells), two emulators could be used to debug the whole array. However, larger arrays would require more and more emulators, which would become expensive. Therefore, use of emulators is best restricted to the hardware verification phase, when the ability to control one or two cells at a time is all that is necessary.

##### 3.1.2 Host Control Method

A second control scheme is the Host Control method. The goal of the Host method of control is to provide the user with an interactive method of controlling the array during the debugging phase of software development, after the hardware has been verified operational. The user is allowed to issue commands, through a host computer and HNI, to the array. These commands are as simple as *run* and *stop* or as complicated as *modify data memory 100 5 5A34*, where the first number specifies the address of a cell, the second number specifies a memory address within the cell, and the third number specifies the new value to be written at that address. In addition, a facility for the downloading of programs from the host to the array is provided. This method of control allows the greatest flexibility and most powerful debugging.



The Host method of control necessitates two separate array modes. While the array is in *application* mode, the individual cells are doing some sort of signal processing application. Contrasting with application mode is *command* mode, during which individual cells are expecting commands to be coming from the host. The array is toggled between application mode and command mode by using the *run* and *stop* commands. Commands cannot be issued in application mode, i.e., the array must be stopped before command processing can begin.

### 3.1.3 PROMs

The third method of control calls for a set of PROMs to be burned for each cell in the array. Each set of PROMs contains the application program that the particular cell is going to run, along with a standard group of routines for intercell communication. This method of control is only appropriate when an array is to be used for one special-purpose application for which error-free software already exists. This control scheme is a “final” phase control scheme, to be used after the hardware and software have been verified using the other two control schemes.

## 3.2 Implementation of Host Control

This section outlines the design and implementation issues of Host Control. While each of the control methods is useful during different development stages, and while all three have been demonstrated, the ICE modules and PROMs are commercially available, so their associated control methods did not require new implementations. On the other hand, the Host method of control was designed and implemented from scratch. Host Control requires that three different kinds of processors work together: (1) the host computer, (2) the HNI, and (3) the cells. These processors split the task of interpreting and executing the user commands. In addition, three different types of interprocessor communication protocols are necessary: (1) intercell, (2) HNI/cell, and (3) host/HNI. These protocols specify the rules for interprocessor communication. The next few sections outline the task of each of the three processors during Host Control and detail the interprocessor protocols. Finally, an example is presented to help clarify the discussion.

### 3.2.1 Host Control Software

The goal of the Host Control software is to enable the user to issue commands from the host which the array is able to understand, execute, and acknowledge. The set of instructions includes the ability to read and write, for any cell in the network, the following:

- TMS32010 Register Set,
- TMS32010 Program Counter,
- TMS32010 Stack,
- TMS32010 Data Memory,
- Cell Offchip Memory.

The Host Control software design attempts to divide the tasks of interpretation and execution of the user commands in an “intelligent” way among the host, HNI, and cell. By “intelligent” we mean that the division of labor was made after considering the strengths and weaknesses of each processor. The next three paragraphs describe the function of each processor during Host Control.

#### **3.2.1.1 Host Computer**

The host computer, a VAX 11/780 running UNIX, provides an interface between the user and the rest of the system. Commands are issued at a video display terminal, and acknowledgments from the array are displayed thereon. The user is able to see results of a command in progress as well as a completed command. Because the host computer provides high-level programming languages, and because there is a great deal of memory available, as much of the command interpretation as possible takes place on the host computer. The host computer is connected to the HNI through a 9600-b/s RS-232-C link.

#### **3.2.1.2 Host Network Interface**

The HNI provides the interface between the host computer and the array. Its primary function is to convert serial ASCII data from the host computer into the binary data format of the array, and vice versa. The HNI has only 4K bytes of memory, so its program is fairly compact. In order to maximize memory use, the HNI program is written in assembly language. Its output to the cell network is simple for the cells to interpret.

#### **3.2.1.3 TMS32010 Cells**

Each cell in the network has a “kernel” program containing instructions for the interpretation of commands coming from the HNI. This entire program for data communication is less than 1K words (25 percent of available program memory). The program, written in assembly language, allows the cell to decode the command arriving through the network from the HNI, perform the specified action, and respond accordingly.

### **3.2.2 Interprocessor Communication**

While the preceding sections briefly described the Host Control software for each of the three processor types (i.e., host, HNI, and cell), the next few sections describe the communication scheme implemented for the command mode of the Host method of control. These sections do not apply to application mode issues, nor do they deal with ICE or PROM control methods. Communication in these other modes and control methods are left up to the user or to the high-level software development system described later in this report. To summarize, this section explains the communication protocols used when the user types a command such as *modify data memory 100 5 5A34*.

There were four major design specifications imposed on the command mode communication system. First, the following scenario was proposed for all commands. The array would be attached to the host by exactly one HNI. Commands typed by the user to the host would be processed on the host and sent to the HNI. The HNI would do further processing and then send the command to the cell to which it was connected. In turn, each cell would read the command header, and determine whether it was the destination of the command. If it was the destination, it would execute the command and return an acknowledgment toward the direction from which the command came. If it was not the destination, it would forward the command in the direction of the destination cell and wait for an acknowledgment from that same direction. Upon receiving the acknowledgment, the cell would forward the acknowledgment message back toward the direction from which it received the command initially. Eventually, the HNI would receive the acknowledgment and forward it to the host. The communication channel would remain open until the command had been executed by the destination cell and an acknowledgment had been returned from the destination cell, through the array, through the HNI, to the host. Only one communication channel would be open at any one time.

The second design constraint was that the system had to be fast enough to respond to the user's commands within a reasonable time frame. While no time limits were specified, it seemed realistic that simple commands (*start* and *stop*) should be almost immediate (less than 1 s), while more complicated commands (*load* and *display data memory*) could take somewhat longer (e.g., 5 s).

The third design goal was to implement relative addressing of cells rather than absolute addressing. Absolute addressing would have required a switch pack on each cell for specifying its address. Relative addressing alleviated this complication without affecting the software complexity.

Finally, the last design specification was that the cell portion of the communication software had to be as compact as possible, because cell external data memory is quite limited (4K words). A limit of 1K words, 25 percent of available external memory, was placed on the cell communication software length.

With these four design specifications in mind, a summary of the three types of communication (i.e., intercell, HNI/cell, and host/HNI) is presented. The three protocols were chosen to match the strengths of the processors which use them.

#### **3.2.2.1 Intercell Protocol**

The intercell protocol calls for data to be transferred from one cell to another in packets. Each packet contains a header indicating (1) the final destination of the data, (2) the number of words of data in the packet, and (3) some information regarding the nature of the data. The header itself is from one to three words long, with the length of the header specified in the first header word. The header contains enough information for the receiving cell to determine what to do with the rest of the packet. An initial scheme for intercell data transfer was proposed earlier.<sup>5</sup>



A modified version of that initial scheme is used in the current implementation, and its description follows.

The header information preceding a data block transmission can be up to three words long (1 word = 2 bytes). The first word is mandatory and contains various control bits. The second word is optional and, if present, contains either block length or routing information. The third word is also optional and, if present, contains routing information. Header word 1 is decoded as follows:

Header Word 1 — Upper Byte							
15	14	13	12	11	10	9	8
<i>len</i>	<i>rout</i>	<i>comm</i>	<i>ack</i>	<i>rsv</i>	<i>rsv</i>	<i>rsv</i>	<i>rsv</i>

*len*: 1 if a length word is present in the header. 0 otherwise.  
*rout*: 1 if a routing word is present in the header. 0 otherwise.  
*comm*: 1 if this header is the header for a command. 0 otherwise.  
*ack*: 1 if this header is the header for an acknowledgment. 0 otherwise.  
*rsv*: reserved for further command information.

Header Word 1 — Lower Byte							
7	6	5	4	3	2	1	0
<i>len7</i>	<i>len6</i>	<i>len5</i>	<i>len4</i>	<i>len3</i>	<i>len2</i>	<i>len1</i>	<i>len0</i>

*len7* to *len0* is the length of the data block following; ignored if *len* = 1. If *len* = 0 and *rout* = 0, then the data block length can be found in header word 1 and the cell receiving the data block is the destination. If *len* = 0 and *rout* = 1, then the data block length can be found in header word 1 and the second header word contains the routing information. If *len* = 1 and *rout* = 0, then the second header word contains the number of words in the data block and the cell receiving the data block is the destination. If *len* = 1 and *rout* = 1 then the second header word contains the number of words in the data block and the third header word contains the routing information. Shown in tabular form:

Header Composition					
<i>len</i>	<i>rou</i>	Number of Header Words	Contents <sup>†</sup>		
			Word 1	Word 2	Word 3
0	0	1	Block Length	x	x
0	1	2	Block Length	Routing	x
1	0	2	‡	Block Length	x
1	1	3	‡	Block Length	Routing

† Besides the contents listed here, word 1 always contains control information.

‡ Word 1 contains *only* control information in this case.

The word representing the number of words in the transmission is simply the 16-bit two's-complement binary representation of the number of words. Thus, 32K — 1 is the largest possible block size. A TMS32010 can only store 4K words, so this block size constraint is not a problem. For block sizes of 256 bytes or greater, the header must contain a block length word.

The word representing the routing directions can be decoded as follows:

Routing Instructions — Upper Byte							
15	14	13	12	11	10	9	8
<i>east</i>	<i>horz6</i>	<i>horz5</i>	<i>horz4</i>	<i>horz3</i>	<i>horz2</i>	<i>horz1</i>	<i>horz0</i>

*east*: 1 = east, 0 = west

*horz6 to horz0*: binary representation of how many cells to the east (or west) the destination is.

Routing Instructions — Lower Byte							
7	6	5	4	3	2	1	0
<i>north</i>	<i>vert6</i>	<i>vert5</i>	<i>vert4</i>	<i>vert3</i>	<i>vert2</i>	<i>vert1</i>	<i>vert0</i>

*north*: 1 = north, 0 = south

*vert6 to vert0*: binary representation of how many cells north (or south) the destination is.



When a cell receives a header with a routing word, it modifies the routing word before passing the header to its neighbor. Each cell decrements either the upper or lower byte of the routing word, depending on the direction of the data. For example, if a cell receives the routing word:

1000 0011 0000 0010

from its west neighbor, it will send:

1000 0010 0000 0010

to its east neighbor. By convention, cells attempt horizontal transmissions before vertical transmissions; i.e., in this example, the data will be passed two more cells east before being passed two cells south. Using a relative addressing scheme such as this has the advantage that a specific cell does not have to know its position in the network. If absolute addressing were used, each cell in the network would have to know its own position, requiring either a different program for each cell or a switch pack.

### 3.2.2.2 HNI/Cell Communication

The second type of communication is that between the HNI and the cell. As noted in the discussion of the hardware, the HNI is connected to one cell in the network. That cell does not treat its connection to the HNI any different from a connection to a cell. Therefore, the HNI/cell communication protocol is identical to the intercell packet protocol described above.

### 3.2.2.3 Host/HNI Communication

The final communication link is that between the host and HNI. Similar to the intercell communication, the host/HNI communication also uses packets. In this case, however, the packets are transmitted in ASCII bytes. ASCII characters are used because (1) the operating system of the host is designed to normally send and receive ASCII characters, (2) the line analyzer applied to the RS-232-C cable during the debug phase is easier to read if ASCII characters are being transmitted, and (3) the higher speed afforded by binary data transmission is not necessary for this application. The header contains 17 bytes. The first 8 bytes contain the command name. The next 4 bytes contain the hexadecimal representation of the number of bytes in the data portion of the packet. The next 4 bytes contain the address of the destination cell, also represented in hexadecimal notation. The last byte is a line feed. Shown in a table form, we have:

Host/HNI Packet Header — 17 Bytes			
0-7	8-11	12-15	16
Command Name	Block Length	Cell Address	Line Feed

### 3.2.3 Command Example

Instead of delving into the details of what interpretation and translation occurs where, an example command trace is illustrated for the reader. A complete list of commands available is contained in the Appendix.

Suppose the user would like to display the data memory of the cell at location 0100H (a digit string followed by an "H" represents a hexadecimal number; a digit string followed by a "B" represents a binary number). This cell is immediately west of the cell connected to the HNI. He would issue the command:

*display data memory 0100 .*

The host interprets this command, and sends the following data over the RS-232-C connection to the HNI:

getdmem<sp>00000100<lf>

where <sp> is the ASCII space character, and <lf> is the ASCII line feed character. The first eight characters are the command name. The next eight are the length and routing information. The last character sent is a line feed. All command names must be eight characters long, hence the need for a space in this case. The first four zeros following the command specify the number of words following the 17-character header, and in this case indicate that no other information is coming from the host. The next four characters form the address of the cell for whom this command is intended. In this case, the address is 0100H.

The HNI receives this packet, which in this case is just the 17-character header, and translates the ASCII data into binary data which can be understood by the cell array. In this example, it sends a two-word header with no data:

First Word — 6200H = 0110 0010 0000 0000 B

Second Word — 0100H = 0000 0001 0000 0000 B.

The first header word indicates that (1) there won't be a length word (bit 15 = 0B), (2) there will be a routing word (bit 14 = 1B), (3) this header is the header of a command (bit 13 = 1B), and (4) the length of the data portion of the packet is 0B (lower byte = 00H). In addition, bits 8-11 of the first word indicate that the command is a *get data memory* (command code 0010H = get data memory). The second header word is the routing word indicating that the relative address of the destination cell is 0100H. The cell connected to the HNI reads this header, realizes that the command is not intended for it, decrements the routing word, and passes the command to its neighbor to the west:

First Word — 6200H = 0110 0010 0000 0000 B

Second Word — 0000H = 0000 0000 0000 0000 B.

The next cell reads the header, and realizes that it is the destination. After some decoding, it recognizes the command as a *get data memory* and sends an acknowledgment, which contains a

header and the desired data memory information, back to the cell from which the command came. Specifically, the acknowledgment contains a two-word header and 90 words of data:

First Word — 5290H = 0101 0010 1001 0000 B

Second Word — 0000H = 0000 0000 0000 0000 B

90 Words of Data Memory Contents.

The cell attached to the HNI, which has been waiting for the acknowledgment, increments the routing word and forwards the acknowledgment to the port from which it received the original command:

First Word — 5290H = 0101 0010 1001 0000 B

Second Word — 0100H = 0000 0001 0000 0000 B

90 Words of Data Memory Contents.

The HNI translates the binary data into ASCII and sends it to the host:

getdmem<sp>00000100<lf>{360 characters of data} .

Acknowledgments from the HNI to the host have headers identical to the last command issued by the host. The host reads the data and displays it on the screen of the user's terminal.

### 3.2.4 Running and Stopping

Running and stopping the array, i.e., toggling from command mode to application mode and application mode to command mode, is done using a hardwired signal available to all cells. This signal, ATN\*, is generated by the HNI. On reception of either a *stop* or *run* command from the user, a pulse is transmitted on ATN\* which interrupts the TMS32010's. By convention, the first pulse on the ATN\* line is a *start*. After that, the meaning of the pulse alternates between *stop* and *start*. The cell interrupt routine causes the cell to begin its application program on interpretation of a *start*. On a *stop*, the interrupt routine causes the cell to enter command mode.

Notice that these two commands are "broadcast," making them different from all the other commands which must propagate along the array data paths.

## 3.3 Testing and Evaluation

The software and communication schemes described above were first tested on an array of two cells. Using the EVMs, PROM code was developed for the kernel program. The RAMs of the cells were successfully loaded with application programs using the load instruction of the controller. The array was started, stopped, probed, modified, restarted, etc. In this manner, the application programs were debugged. Eventually, the two cells working in tandem were able to perform a five-channel filter bank with pre-emphasized input and companded output. Figure 6 shows a block diagram of this application.




Figure 6. Five-channel filter bank block diagram.



The implemented array met all four of the original design constraints, namely, (1) the command-execute-acknowledge procedure, (2) fast response, (3) relative addressing, and (4) cell communication program of less than 1K words. In this regard, the host/HNI/array software package was deemed a success.

One unfortunate aspect of the cell program memory restriction is that a completely general cell communication program would not fit within 1K words. Thus, the program run by each cell will work only properly in a rectangular array. Arrays with strange snakelike configurations would pose a problem for the current version of the cell software. While the control system worked well and was very helpful in debugging the application software, there are two limitations which are worthy of mention. First, there is no provision in the array for hardware breakpoints. The reason for not implementing full hardware breakpoints was the added hardware complexity cost. A full hardware breakpoint would have allowed a user to (1) specify a breakpoint for any cell, (2) start the array, and (3) have all cells in the array enter command mode on any cell's entrance into a breakpoint. This entrance into command mode in unison would be accomplished through another common signal similar to ATN\*, called BRK\*. Hardware contained on each cell would decode the address used to fetch program instructions and would assert BRK\* if and when the breakpoint address was identified. A scheme which would be less intensive hardware-wise would be to reassemble a cell's application program with an instruction to assert this new breakpoint signal, BRK\*, after entrance into the breakpoint. Future versions of the array might implement this feature.

The second limitation of the controller is that the array cannot be single-stepped. Since any "apparent" single-step would require a number of real steps in every processor to allow packet communication among the cells, it seemed that single-stepping would not aid in identifying errors. In addition, the amount of software which would have had to be resident on the cell to handle a single-step feature would have increased the command software well beyond its 25-percent limit.



## **4. TWELVE-CHANNEL FILTER BANK**

The first application run by the array was a front end for the Lincoln Laboratory's Dynamic Time Warping (DTW) Speech Recognition System.<sup>9</sup> This system needed a real-time 12-channel filter bank front end which could output average power estimates for each channel of analog speech input. While there were other available means for implementing this front end, each had drawbacks. An analog filter bank could have been built, but changing filter parameters would have required modifying the hardware, which would have been undesirable. A digital filter bank could have been programmed on a Lincoln Digital Signal Processor (LDSP), which is a 50-ns instruction cycle special-purpose processor. The LDSPs, however, are housed in large racks (6 ft high, 3 ft wide, 3 ft deep), which would have made the DTW system immobile. For these reasons, as well as for experimental purposes, the array processor described in this report was built to implement the filter bank. The next few sections describe the software and hardware design decisions made in this first application.

### **4.1 Application Software**

Each channel of the filter bank produces a power estimate for a specified band every 10 ms. Three cells are required for the 12-channel front end. Each channel runs the same software, except for the filter specification constants. The input is pre-emphasized, boosting the high end for speech recognition purposes. In each channel, the pre-emphasized signal is fed through a two-section band-pass filter, where each section is a second-order Butterworth filter. The filtered output is rectified, adding a D.C. component to the spectrum. Following rectification, the signal is low-pass filtered and down-sampled. After down-sampling,  $\mu$ -law compression is performed. It is this compressed output which is transmitted over the MULTIBUS to the DTW wafer.

After writing some blocks of code to do these various functions, it was estimated that three cells would be needed to run the application in real time. Figure 7 shows the layout of cell interconnects as well as cell function. The application code is about 1/2K-word long in each cell, so program memory is not constraining. The actual constraint is the real-time restriction. Using three cells, each cell is processing about 80 percent of the time. I/O overhead is held below 10 percent. It would have been impossible to use only two cells and still meet the real-time restriction.

### **4.2 Application Hardware**

In order to integrate the array into the DTW card cage, the prototype design was repackaged on two MULTIBUS wirewrap cards. Card 1 contains two cells and is shown in Figure 8. Card 2, which looks similar to card 1, contains one cell, one HNI, an A/D, and an MBI. Both cards have been built and tested.






Figure 7. Twelve-channel filter bank block diagram.



**TWO-CELL MULTIBUS CARD  
INTERCONNECTIONS**



**TWO-CELL MULTIBUS CARD PHOTOGRAPH**

*Figure 8. Two-cell MULTIBUS card.*

### **4.3 Evaluation**

The low-level software development tools described in Section 3 performed admirably during the debug phase of the filter bank system. Debugging the DTW front end consisted mainly of (1) tracking down noise in the inter-card MULTIBUS hardware, (2) reviewing the TMS32010 fixed-point overflow mechanism, and (3) establishing communication between the array and the MULTIBUS system CPU. As of this writing, the hardware and software serving as the DTW front end have been completely tested.



## 5. HIGH-LEVEL SOFTWARE DEVELOPMENT TOOLS

MIMD systems, such as the one described in this report, are often very difficult to program since the programmer must (1) partition the problem among the cells, (2) route intercell data transfers, and (3) write different code for each cell in the array. To make this MIMD array processor attractive to use, development tools were created to automate steps (2) and (3) listed above. In addition, an automatic partitioning tool, to ease step (1) of the programming problem, was developed outside the scope of this report and is briefly described at the end of this section. While the system I implemented requires manual partitioning of the problem, future versions will incorporate an automatic partitioning tool, resulting in a completely automatic software development system.

The procedure for developing software is based on the system block diagram, since block diagrams are the natural means of describing most signal processing applications. The user begins by drawing a block diagram of his application on a computer aided engineering (CAE) workstation. Figure 9 is an example of a block diagram for a second-order filter section. The ADDER, GAIN, and DELAY blocks represent functions, while the lines connecting the blocks represent data paths. A block diagram compiler (BDC) was written which (1) converts each of the blocks on such a drawing into pieces of TMS32010 code, and (2) links the individual pieces of code into a complete program. The data paths represent input arguments to functions and output values from functions. The BDC converts these data paths into TMS32010 data memory locations. The final output of the software development system is a "ready to be assembled" source program for each cell in the array.

There are a number of issues which complicate the seemingly straightforward block diagram compilation. First, there must be a provision for assignment of block diagram bodies (blocks on block diagrams are called "bodies") to physical cells, since, in general, the user will want to partition his application among the available cells in his array. Furthermore, intercell data transfer routing should be automatic. Figure 10(a) shows two GAINS, one assigned to cell 0000 and one assigned to cell 8283, connected by signal A. Since cell 0000 is not adjacent to cell 8283, the actual path of the data out of the first GAIN and into the second may be fairly complicated, e.g., 0000 may pass the value to 8100, which will pass it to 8200, etc. The BDC should automatically route such intercell transfers.

The second, and most difficult, problem facing the BDC is the fact that a block diagram cannot be directly translated into source code since the block diagram may specify completely parallel processing while the actual hardware consists of processors which run sequential programs. Figure 10(b) shows a simple application. The signal A is needed for both GAINS, and both GAINS are assigned to processor 0000. Since processor 0000 contains a single TMS32010, it cannot execute both GAINS in parallel, i.e., only one GAIN can be executed at a time. In this simple case, the ordering of the two GAINS is arbitrary, since they do not depend on each other. In Figure 10(c), an ADDER has been added to the drawing. Again, all three bodies have been assigned to processor 0000. Clearly, once signal A has arrived, both GAINS must be executed







Figure 9. Second-order filter.




(a) TWO GAINS, DIFFERENT PROCESSORS



(b) TWO GAINS IN PARALLEL




(c) TWO GAINS AND AN ADDER




(d) FEEDBACK LOOP

Figure 10. Simple application block diagrams — 1.

before the ADDER is executed. DELAYs further complicate the issue. Figure 10(d) shows a simple feedback loop. The ADDER cannot be executed until both of its inputs are valid, but the bottom input will not be valid until the DELAY has executed. The DELAY cannot be executed until its input is valid. Since the DELAY input is the ADDER output, the DELAY cannot execute before the ADDER. This example, which seems to cause deadlock, must be properly handled by the BDC. The solution is to allow every DELAY to have an initial value which it can output before it has received its first input. Another problem is caused by a body which either (1) does not need all of its inputs to generate one of its outputs, or (2) does not necessarily generate one of each of its outputs on reception of all of its inputs. As one example of the first class, consider the drawing in Figure 11(a) which shows the ADAPTIVE\_GAIN body. This body multiplies its two inputs and places this value at the output. The ADAPTIVE\_GAIN needs a new value of its first input to generate each output, but the second input is stored and may be only irregularly updated, i.e., ADAPTIVE\_GAIN does not need a new value of its second input in order to generate an output. Figure 11(b) shows the ADAPTIVE\_GAIN used in an application. The ordering process must correctly account for the special nature of the ADAPTIVE\_GAIN, i.e., allowing it to execute even if its second input has not been given a new value. These examples show that an ordering algorithm must be developed for the BDC to correctly convert a block diagram into sequential code.



(a) THE ADAPTIVE\_GAIN



(b) ADAPTIVE\_GAIN APPLICATION

Figure 11. Simple application block diagrams — 2.



The final complication to the BDC design problem is the body-to-code conversion task. A library containing short TMS32010 programs corresponding to primitive bodies, such as the ADDER and GAIN, must be created. Hierarchy should be supported so that a user can define a new body in terms of already existing bodies, much the way a software designer uses subroutines.

The BDC solves these three problems: (1) intercell communication routing, (2) ordering, and (3) assembly code generation. The rest of this section describes the operation of the BDC and, in the process, provides a solution for each of the three problems listed. Section 5.1 outlines the creation of a block diagram, including several common examples. In Section 5.2 we describe the tools designed and implemented for analyzing the block diagram, creating the various data bases, routing intercell communication, and synthesizing source code. A brief description of the automatic partitioning tool is presented in Section 5.3. Section 5.4 concludes the discussion and evaluates the efficiency of the system.

The tools described in the rest of the section are aimed at signal processing problems which are easily described by a signal flow graph. These tools are not directly aimed at simplifying block data processing problems, such as the overlap-add method for FFT calculations, although it is possible to ease this task as well using the hierarchical methods discussed below. Furthermore, the only data types supported are 16-bit fixed point and 1-bit flags. These are the only two types of data for which the TMS32010 provides reasonable support.

## **5.1 The Block Diagram**

This section describes the block diagram, which is the interface between the programmer of the array processor and the software development tools. The block diagram is a complete description of the desired application and is also the input to the system. This is analogous to the computer program which, containing a complete description of an application, is the interface between the computer programmer and the compiler.

A block diagram is composed of a group of blocks (called bodies) connected by lines (called wires). The bodies represent functions, and the wires represent data paths. Block diagrams containing bodies such as ADDERs and GAINs are drawn much the same way digital circuit diagrams are drawn containing AND gates and inverters. Figure 11 shows how bodies such as ADDERs, GAINs, and DELAYs can be interconnected, using wires, to form a second-order filter. The following subsections describe the various bodies available to the user, the method of interconnecting the bodies, and some of the issues involving their use.

### **5.1.1 Primitive Bodies**

The primitive bodies are the lowest-level bodies available. They are atomic, in the sense that they cannot be split into bodies of simpler nature. An example of a primitive body is the ADDER shown in Figure 12(a). Each primitive body has a set of pins used for I/O. Each pin has a property called a PINNAME, which has an alphanumeric string as its value. Pins are often referred to only by their PINNAME property, as a given primitive cannot have two pins with the

same value for PINNAME. In addition, each pin has an IOTYPE property, which can have the value INPUT or OUTPUT. The ADDER has three pins: ADDEND0 has IOTYPE=INPUT, ADDEND1 has IOTYPE=INPUT, and SUM has IOTYPE=OUTPUT. Figure 12(b) shows another “version” of ADDER. Each version of a primitive has the same pins, but their orientation may be different. The version of a given primitive used on a drawing depends on what makes the drawing easiest to read. The functionality of the drawing remains the same, regardless of the version chosen.

The GAIN is another primitive body, shown in Figure 12(c). It has two I/O pins. The first has PINNAME=IN and IOTYPE=INPUT. The second has PINNAME=OUT and IOTYPE=OUTPUT. In addition, the GAIN property has the property ACG\_VALUE. This property must be given a value specifying the value of the gain.





Figure 12. ADDER1, ADDER2, GAIN.




Figure 13(a) shows the DELAY primitive, which has one input and one output. Its output pin has the special property INITIAL\_VALUE, indicating that the DELAY primitive is able to output its first value before it receives its first input. The importance of the INITIAL\_VALUE property is more fully explored in succeeding sections.

Bodies can have an arbitrary number of outputs. For example, a special body called GAIN\_SPEC, shown in Figure 13(b), has two outputs: OUT1 is the input doubled, and OUT2 is the input tripled.

When primitives appear on drawings, pin properties such as PINNAME, IOTYPE, and INITIAL\_VALUE are not displayed on the drawing. Body properties, such as ACG\_VALUE, are displayed. In addition, each body on a drawing has a unique identifier, called its path name. This path name distinguishes each of the four ADDERS seen in Figure 9. A part of the path name,





Figure 13. DELAY and GAIN\_SPEC.




Figure 14. (a) SOS body, and (b) definition.



called the path number, is displayed near the body. In the example drawing (Figure 9), there is an ADDER which has path name EX16 ADDER16P and path number 16P. Only the 16P appears on the drawing (the EX16 comes from an abbreviation to the title of the drawing). Path names and path numbers are generated by the system and need not be specified by the user.

### 5.1.2 Hierarchy — Nonprimitive Bodies

Much as the programmer defines subroutines to avoid unnecessary code repetition and to help modularize, the block diagram user can create nonprimitive bodies for similar reasons. A nonprimitive body is defined by a group of bodies, interconnected by wires. Figure 14 shows the SOS body, a second-order section, along with its definition. The compact SOS body can be used in place of the complicated SOS definition on any drawing. A new body, the FILTERBANK, could be defined using several SOSs.

### 5.1.3 Interconnection of Bodies — Signals

Bodies are interconnected by signals, which are wires whose nodes are body pins. Signals have the SIGNAME property, which is given an alphanumeric value. In the second-order section of Figure 9, the signal connecting the OUT pin of the GAIN body at 16P to the ADDEND0 pin of the ADDER at 15P has SIGNAME=D. Signals which are not explicitly given SIGNAMES will be assigned a SIGNAME by the system. All signals having the same SIGNAME are the same signal. Thus, the two drawings in Figure 15(a) represent the same application. Each signal must have exactly one node with IOTYPE=OUTPUT.

### 5.1.4 The Synchronous vs Asynchronous Issue

We now address the classes of primitives which (1) do not need all their inputs to generate an output, or (2) might not generate any of their outputs even on reception of all their inputs. By affixing the READY property, with value either SYNCHRONOUS or ASYNCHRONOUS, to output pins of primitives, the user specifies whether a primitive falls into either of these two classes.

The READY property with value SYNCHRONOUS is given to an output pin of a body if, in the steady state, that output is generated *if and only if* a new value for each input to the body has arrived. The READY property with value ASYNCHRONOUS is given to an output pin of a body when (1) that output can be generated without new values for all the inputs to the body available, or (2) that output might not be generated even if new values for all the inputs to the body are available. Output pins which are not explicitly given the READY property are SYNCHRONOUS by default.

All the examples shown so far have had SYNCHRONOUS outputs. The SUM output on the ADDER body requires exactly one ADDEND0 and one ADDEND1 to generate one SUM.




Figure 15. (a) Two drawings, same meaning; (b) asynchronous primitives.

SUM cannot be generated without both inputs, and it must be generated if both inputs are available. Thus, the SUM output is SYNCHRONOUS. Similarly, since the INITIAL\_VALUE property affects only the first output of the DELAY body, and since the OUT output of the DELAY body is generated exactly once for each IN input thereafter, the OUT output of the DELAY body is SYNCHRONOUS.

An example of a body having an asynchronous output is the ADAPTIVE\_GAIN, shown in Figure 16(a), which has two inputs (IN and GAIN) and one output (OUT). OUT is defined as IN multiplied by A\_GAIN. The ADAPTIVE\_GAIN does not need a new value of A\_GAIN for each new value of IN. Rather, A\_GAIN values arrive sporadically. The ADAPTIVE\_GAIN uses the most recent value of A\_GAIN in calculating OUT. Thus, OUT has READY=ASYNCHRONOUS. The down-sampler body, DOWN, is another example of a body having an asynchronous output. It is shown in Figure 16(b). DOWN has one input pin (FAST) and one output pin (SLOW). Having the body property ACG\_RATIO, the decimation factor, it must receive ACG\_RATIO values of FAST before generating one SLOW output. Therefore, SLOW has READY=ASYNCHRONOUS.





Figure 16. (a) ADAPTIVE\_GAIN, and (b) DOWN.




Figure 17. Asynchronous example.



A synchronous *body* is defined as one whose outputs all have `READY=SYNCHRONOUS`. A synchronous *signal* is one whose output node has `READY=SYNCHRONOUS`. A synchronous *group* is a collection of interconnected synchronous bodies and signals. Similarly, an asynchronous body is one which has at least one output with `READY=ASYNCHRONOUS`. An asynchronous signal is one whose output node has `READY=ASYNCHRONOUS`.

There are three restrictions on the design and interconnection of synchronous and asynchronous bodies and signals:

- (1) Any signal having a node on an asynchronous body is asynchronous by definition.
- (2) All input signals to a synchronous body or group must be synchronized with each other.
- (3) An asynchronous signal must have exactly one node which has `IOTYPE=INPUT` and one node which has `IOTYPE=OUTPUT`.

There are three types of bodies provided to allow the programmer to meet the three restrictions. The first is the `ASYNCH` primitive which converts a synchronous signal to an asynchronous signal. The second type of body is the `SYNCH` primitive, which synchronizes signals with each other. The third type of body is the `SPLIT` primitive, which splits an asynchronous signal into several asynchronous signals. These three types of bodies are shown in Figure 15(b). Both the `SYNCH` and `SPLIT` primitives are better thought of as families of primitives. For example, the `SYNCH` primitives have names such as `SYNCH2`, `SYNCH3`, etc., depending on how many signals are being synchronized. Similarly, the `SPLIT` family contains primitives such as `SPLIT2` and `SPLIT3`, where the last character of the name indicates the number of output signals of the splitter.

An example of the use of synchronous and asynchronous signals and bodies is shown in Figure 17. The output of an `INPUT` primitive is asynchronous, by definition. In order to interface the two inputs at 8P and 10P to the synchronous `ADDER` at 11P, a `SYNCH2` is needed (Restriction 2). This `SYNCH2` causes polling of the two `INPUTS` until they both have valid data on their output lines. When this occurs, the `ADDER` is allowed to execute. The `ASYNCH` at 5P is used to convert the synchronous output of the `ADDER` at 11P into an asynchronous signal (Restriction 1), for input into the `ADAPTIVE_GAIN` at 7P. The `SPLIT2` effectively splits the output of the `ADAPTIVE_GAIN` at 7P for input into the `ADAPTIVE_GAIN` at 3P (Restriction 3).

### 5.1.5 Partitioning Assignment

The final issue involving the creation of a block diagram is the assignment of each block in the drawing to a given processor. Currently, the user makes this assignment manually by attaching the `PROC_NUM` property to each body in the drawing. For each body, the `PROC_NUM` property is given a value representing the physical processor on which the body is to run. Figure 18 shows an example of a block diagram whose bodies have been assigned to physical processors through the use of the `PROC_NUM` property. In future versions of the BDC, the automatic partitioning tool (alluded to at the beginning of this section, and described at the end of this section) will be used to make this assignment of bodies to physical processors.



## 5.2 Block Diagram Compiler

The block diagram compiler (BDC) is a tool developed to automate the code generation and intercell communication routing. The BDC takes a block diagram as input, and outputs source code for each cell in the array. The process closely parallels the automatic circuit design packages currently available, in which the user draws the circuit on a CAE workstation and the system converts the drawing into appropriate net lists and parts lists needed for fabrication. In fact, some of the BDC is part of an automatic circuit design package adapted to this particular application.

As described above, the user draws a block diagram with the aid of a CAE workstation. The BDC groups the bodies by their physical processor assignments and converts the block diagram into programs for each sequential processor. Bodies are eventually converted to code, and wires become memory locations. Bodies can be simple (e.g., adders or subtractors) or complicated (e.g., second-order filters). In addition, the BDC handles all intercell communication routing.

Figure 19 shows the block diagram for an example of a digital signal processing task, a second-order infinite impulse response filter (IIR) in series with a three-tap finite impulse response filter (FIR). The filters are to be run on different processors, using a pipeline, to increase throughput. The picture created on the CAE system is input to the BDC. The BDC is also informed of the physical array geometry characteristics, e.g., number of cells, arrangement of the cells within the array, cell interconnections. The output of the BDC is one assembly code program for each cell, including the intercell communication software. Thus, the BDC has spared the user the time-consuming job of converting the block diagram into source code.

The operation of the BDC is split into seven modules:

### *Graphics Modules*

1. The Graphic Data Entry System
2. The Graphic Sub-Compiler

### *Data Base Generation Modules*

3. The Signal Table Generator
4. The Primitive Table Generator

### *Partitioning Module*

5. The Splitting and Routing Program

### *Code Generation Modules*

6. The Ordering Program
7. The Assembly Code Generator

which are described in the succeeding sections. A flowchart description of the BDC is provided in Figure 20.




Figure 19. IIR and FIR in series.






Figure 20. BDC flowchart.

### **5.2.1 Graphics Modules**

The graphics modules described below are implemented on a VALID SCALDsystem CAE workstation. The system used consists of two workstations, a CPU, a 400-Mbyte disk drive, and two printer/plotters.

#### **5.2.1.1. Graphic Data Entry System**

The graphics editor is used to "draw" the block diagram. The workstation is equipped with a puck and a magnetic tablet which are used to enter the drawing. Bodies are added to the drawing, placed in the proper positions, and connected with wires using VALID's graphics editor (GED). Text is added to the drawing using the workstation's keyboard.

#### **5.2.1.2 Graphic Sub-Compiler**

When the user has finished adding and connecting bodies, he issues a command which writes his drawing to the mass storage device (a disk in this case). The form in which the drawing is stored, a so-called "vector representation," is one which makes it easy for a workstation to re-display the block diagram on the screen at some later time. This representation of the block diagram is not suitable for the task we want to perform, namely block diagram compilation. However, VALID provides a sub-compiler (they call it the "compiler," but in this report it will be referred to as the "sub-compiler") which converts the less-than-useful vector description into an easily readable ASCII file containing all the information about the bodies, their connectivities, and special properties necessary to perform the compilation. The sub-compiler "flattens" the hierarchy of the drawing by expanding all nonprimitive bodies into their all-primitive equivalents. In order to eliminate some of the extraneous information, the compiler expansion file is run through a "filter" program, leaving only relevant data. The beginning of the filtered expansion file for the IIR/FIR example is shown in Figure 21.

### **5.2.2 Data Base Generation Modules**

Once the sub-compilation is finished, the data base generators begin the task of converting the long ASCII compiler expansion file into two compact data bases. The reason for making this conversion is that the BDC can run much faster if the drawing can be represented by a number of special-purpose linked lists, as opposed to one single file. The next two paragraphs briefly describe the data base generators.

#### **5.2.2.1 Signal Table Generator**

A data base of the signals, called the signal table, is generated for the entire application. The signal table is implemented as a hash table, where the hashing function extracts the first character in the signal name and uses it as an index into the signal table array. For each signal, a doubly

```

FILE_TYPE=PARSED_LOGIC_EXPANSION;
ROOT_DRAWING='IIRFIR';
PRIMITIVE 'GAIN';
BODY
  PATH_NAME='(IIRFIR GAIN24P)';
  PROC_NUM='B300';
  ACQ_VALUE='567';
END_BODY;
BINDINGS
  'OUT'='UN$1$ADDER$29P$ADDEND1'<#>\IOTYPE='OUTPUT';
  'IN'='N'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'GAIN';
BODY
  PATH_NAME='(IIRFIR GAIN25P)';
  PROC_NUM='B300';
  ACQ_VALUE='234';
END_BODY;
BINDINGS
  'OUT'='O'\IOTYPE='OUTPUT';
  'IN'='L'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'GAIN';
BODY
  PATH_NAME='(IIRFIR GAIN26P)';
  PROC_NUM='B300';
  ACQ_VALUE='575';
END_BODY;
BINDINGS
  'OUT'='M'\IOTYPE='OUTPUT';
  'IN'='CC'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'DELAY';
BODY
  PATH_NAME='(IIRFIR DELAY27P)';
  PROC_NUM='B300';
END_BODY;
BINDINGS
  'OUT'='N'\INITIAL_VALUE='0'\IOTYPE='OUTPUT';
  'IN'='L'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'DELAY';
BODY
  PATH_NAME='(IIRFIR DELAY28P)';
  PROC_NUM='B300';
END_BODY;
BINDINGS
  'OUT'='L'\INITIAL_VALUE='0'\IOTYPE='OUTPUT';
  'IN'='CC'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'ADDER';
BODY
  PATH_NAME='(IIRFIR ADDER29P)';
  PROC_NUM='B300';
END_BODY;
BINDINGS
  'SUM'='OUT'\IOTYPE='OUTPUT';
  'ADDEND1'='UN$1$ADDER$29P$ADDEND1'<#>\IOTYPE='INPUT';
  'ADDEND0'='P'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'ADDER';
BODY
  PATH_NAME='(IIRFIR ADDER30P)';
  PROC_NUM='B300';
END_BODY;
BINDINGS
  'SUM'='P'\IOTYPE='OUTPUT';
  'ADDEND1'='O'\IOTYPE='INPUT';
  'ADDEND0'='M'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'ADDER';
BODY
  PATH_NAME='(IIRFIR ADDER16P)';
  PROC_NUM='0000';
END_BODY;
BINDINGS
  'SUM'='B'\IOTYPE='OUTPUT';
  'ADDEND1'='F'\IOTYPE='INPUT';
  'ADDEND0'='A'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'ADDER';
BODY
  PATH_NAME='(IIRFIR ADDER15P)';
  PROC_NUM='0000';
END_BODY;
BINDINGS
  'SUM'='F'\IOTYPE='OUTPUT';
  'ADDEND1'='D'\IOTYPE='INPUT';
  'ADDEND0'='G'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'ADDER';
BODY
  PATH_NAME='(IIRFIR ADDER14P)';
  PROC_NUM='0000';
END_BODY;
BINDINGS
  'SUM'='K'\IOTYPE='OUTPUT';
  'ADDEND1'='I'\IOTYPE='INPUT';
  'ADDEND0'='J'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'ADDER';
BODY
  PATH_NAME='(IIRFIR ADDER13P)';
  PROC_NUM='0000';
END_BODY;
BINDINGS
  'SUM'='AA'\IOTYPE='OUTPUT';
  'ADDEND1'='K'\IOTYPE='INPUT';
  'ADDEND0'='B'\IOTYPE='INPUT';
END_BINDINGS;
END_PRIMITIVE;
PRIMITIVE 'DELAY';
BODY
  PATH_NAME='(IIRFIR DELAY7P)';
  PROC_NUM='0000';
END_BODY;
BINDINGS
  'OUT'='E'\IOTYPE='OUTPUT' INITIAL_VALUE='0';

```

Figure 21. IIR/FIR parsed expansion file.

FILE\_TYPE= SIGNAL\_TABLE:

-----  
Signal Name: A  
Does not have initial value.  
Synchronous.  
Inputs on Net:  
(IIRFIR ADDER16P) : ADDEND\$  
Outputs on Net:  
(IIRFIR GAIN17P) : OUT  
Previous:  
NULL  
Next:  
AA  
-----

Signal Name: AA  
Does not have initial value.  
Synchronous.  
Inputs on Net:  
(IIRFIR ASYNCH33P) : IN  
Outputs on Net:  
(IIRFIR ADDER13P) : SUM  
Previous:  
A  
Next:  
NULL  
-----

Signal Name: B  
Does not have initial value.  
Synchronous.  
Inputs on Net:  
(IIRFIR DELAY7P) : IN  
(IIRFIR ADDER13P) : ADDEND\$  
Outputs on Net:  
(IIRFIR ADDER16P) : SUM  
Previous:  
NULL  
Next:  
BB  
-----

FILE\_TYPE=PRIMITIVE\_TABLE:

Pathname: IIRFIR ADDER15P) is a (an) ADDER  
Run on processor: 8388  
With Inputs:  
Pin ADDEND\$ is connected to G  
Pin ADDENDI is connected to D  
With outputs:  
Pin SUM is connected to F  
Has Properties:  
NONE

Pathname: IIRFIR ADDER16P) is a (an) ADDER  
Run on processor: 8388  
With Inputs:  
Pin ADDEND\$ is connected to A  
Pin ADDENDI is connected to F  
With outputs:  
Pin SUM is connected to B  
Has Properties:  
NONE

Pathname: (IIRFIR ADDER38P) is a (an) ADDER  
Run on processor: 8388  
With Inputs:  
Pin ADDEND\$ is connected to M  
Pin ADDENDI is connected to Q  
With outputs:  
Pin SUM is connected to P  
Has Properties:  
NONE

Pathname: IIRFIR ADDER29P) is a (an) ADDER  
Run on processor: 8388  
With Inputs:  
Pin ADDEND\$ is connected to P  
Pin ADDENDI is connected to UM\$  
With outputs:  
Pin SUM is connected to OUT  
Has Properties:  
NONE

Pathname: IIRFIR DELAY28P) is a (an) DELAY  
Run on processor: 8388  
With Inputs:  
Pin IN is connected to CC  
With outputs:  
Pin OUT is connected to L  
Has Properties:  
NONE

Pathname: IIRFIR DELAY27P) is a (an) DELAY  
Run on processor: 8388  
With Inputs:  
Pin IN is connected to L  
With outputs:  
Pin OUT is connected to M  
Has Properties:  
NONE

Pathname: IIRFIR GAIN26P) is a (an) GAIN  
Run on processor: 8388

Figure 22. Part of the IIR/FIR signal and primitive tables.



linked list entry is created containing (1) the signal name, (2) the path name of each primitive which has a pin on the signal net, (3) an indication of whether the signal has an initial value, and (4) an indication of whether the signal is synchronous or asynchronous. The entries for signals A and AA in the IIR/FIR application have been printed in Figure 22 (left column).

### **5.2.2.2 Primitive Table Generator**


A second data base, called the primitive table, is created in tandem with the signal table. The primitive table contains an entry for each primitive in the array. An entry consists of (1) a path name, (2) a primitive type, (3) a physical processor number, (4) each pin name on the primitive, along with the name of the signal to which it is connected, and (5) the primitive properties. The primitive table is implemented as a singly linked list. The entries for some of the ADDERS in the IIR/FIR application have been printed in Figure 22 (right column).

### **5.2.3 Partitioning Module — The Splitting and Routing Program**



The drawing which is input to the system by the user specifies an application which, in general, is to be executed using many cells. The partitioning module divides the multi-cell problem, as specified by the signal table and primitive table, into many single-cell problems which are simpler for the BDC to process. Next, intercell data transfers are routed through the array. The rest of this subsection describes the algorithms implemented to accomplish both these tasks.

#### **5.2.3.1 Splitting a Multi-Cell Application**

The algorithm for splitting the multi-cell application into many single-cell applications is straightforward. For each signal in the signal table, a routine is run which determines whether all primitives using the signal are to be run on the same cell. If so, the routine exits. If not, the intercell signal is split into many single-cell signals, connected by INPUTs and OUTPUTs. Consider the application shown in Figure 23(a). The ADDER output is used as an input to a DOWN, with an ASYNCH between them. The ADDER and ASYNCH run on cell 0000, while the DOWN runs on cell 8300. The signal D, therefore, is an intercell signal. The splitting and routing program (1) determines that D is an intercell signal, (2) finds all the primitives attached to it, (3) routes paths from the primitive using the signal as an output to all the cells using it as an input, and (4) adds the appropriate INPUT and OUTPUT primitives. Figure 23(b) shows the result of this conversion. Note that since cell 0000 is not adjacent to cell 8300, there are a number of intermediate cells which are used in forwarding the data. The splitting and routing program is given information describing the geometry of the array being used so that it knows how to route data properly. Once all the intercell signals have been converted in this manner, the program continues by splitting the large primitive table into many primitive tables, one for each cell.



(a) DRAWING INPUT BY USER



(b) DRAWING EXPANDED BY SPLITTING AND ROUTING PROGRAM

Figure 23. Splitting and routing.

### **5.2.3.2 Routing Intercell Data Transfers**

The last task performed by the splitting and routing program is some further processing of the intercell data transfers. Specifically, for each cell all INPUTs and OUTPUTs are grouped on the basis of which port they will be using. If more than one INPUT or OUTPUT is using the same port, the multiple INPUTs and OUTPUTs are converted into multiple-input and multiple-output bodies. In the code generation phase of the BDC, each multiple-input and multiple-output body is converted into assembly code which implements a polled I/O scheme. Each data word to be transmitted is preceded by a header, indicating its I/O number. For example, if cell 0000 expects two different types of data from cell 8100 (over port 0), cell 8100 must precede each data word sent to cell 0000 by a header indicating which of the two types of data it is about to send. This header overhead is only suffered when there is more than one INPUT or more than one OUTPUT using the same port. The user is free to define his own INPUT\_BLOCK or OUTPUT\_BLOCK bodies which would be capable of block transfers, thereby reducing the header overhead. Future versions of the BDC may incorporate more efficient routing schemes including automatic block data transfer handling and interrupt driven I/O.

### **5.2.4 Code Generation Modules**

The code generation modules use the data bases described above to generate assembly code for each cell in the array. The ordering program is run once for each cell in the array taking the global signal table and the cell's primitive table as input. The sections below describe the use of the code generation modules for one single cell's code generation, since their operation is identical for each cell in the array.

#### **5.2.4.1 Ordering Program**

The ordering program uses the signal table and the primitive table to generate a control flow-chart for each cell. This conversion from a block diagram containing parallel flow patterns into a flowchart containing only sequential flow patterns is needed because each cell is really a sequential processor, i.e., ADDERs which look like they can run in parallel on the block diagram can only be run one at a time on a TMS32010.

The description of the ordering program begins with a step-by-step explanation of the constraints on the ordering processes. The constraints are presented in order of increasing complexity and robustness.

##### **5.2.4.1.1 C1 — The Simplest Constraint**

An ordering constraint is used to generate an ordered list of execution for each cell. After forming this ordered list, an assembly language program is generated consisting of the code necessary to execute each primitive in the list in proper order. After execution of the last primitive in the list, the loop is restarted with the first primitive. This ordered primitive list contains each



primitive to be processed by the cell exactly once. Clearly, we cannot arbitrarily enter the primitives into the ordered primitive list. The simplest constraint, C1, on the ordering process would be:

*A primitive is allowed to run only after each of its input pins has been satisfied. By "satisfied," we mean that given an input pin, the primitive which contains the pin of type OUTPUT on the signal of the input pin has already been executed. Primitives having no input pins, such as INPUT primitives, can be executed immediately, with no constraints.*

For example, consider the second-order section of Figure 9. The ADDER at 15P would not be allowed to execute until both the GAINs at 18P and 19P had been executed. Using this constraint dictates that the GAIN at 17P should be executed first. Now, we are stuck. The ADDER at 16P cannot be executed because while A has been calculated, F has not been calculated. The problem is that the feedback loop caused by the DELAY primitives has not been addressed. The solution is found in C2.

#### 5.2.4.1.2 C2 — Feedback Handling Constraint

C2 differs from C1 by specially handling bodies with INITIAL\_VALUE properties on their outputs:

*A primitive is allowed to run only after each of its input pins has been satisfied. By "satisfied," we mean that given an input pin, the primitive which contains the pin of type OUTPUT on the signal of the input pin has already been executed or the pin of type OUTPUT on the signal of the input pin has the property INITIAL\_VALUE. Primitives having no input pins can be executed immediately, with no constraints.*

In our example, the GAINs 18P, 19P, 21P, and 20P have all their input pins satisfied and can be executed immediately. Unfortunately, whereas C2 does not get fooled by feedback, it can yield erroneous orderings. Assume that the ADDER at 16P has been executed, yielding B. If the DELAY were considered a normal primitive, we would execute 7P and then execute 1P. This would be a mistake, though, because we would be setting signal E equal to signal B and then setting H equal to signal E. Thus, H would equal B. This is not the effect that was desired when those two DELAYs were drawn in series. In fact, we wanted signal H to be set to E *first*, then E set to B. A better constraint is needed.

#### 5.2.4.1.3 C3 — The Delay Handling Constraint

C3 correctly handles the problem of DELAYs:

*Any primitive except a DELAY is allowed to run only after each of its input pins has been satisfied. By "satisfied," we mean that given an input pin, the primitive which contains the pin of type OUTPUT on the signal of the input pin has already been executed or the pin of type OUTPUT on the signal of the input pin has the property INITIAL\_VALUE. Primitives having no input pins can be executed immediately, with no constraints. After all*



*the non-DELAY primitives have been executed, the DELAY primitives are executed in reverse order.*

*By “reverse” order, we mean that a DELAY cannot be executed until all its outputs are reverse satisfied. By “reverse satisfied,” we mean that given an output pin, all the primitives which contains pins of type INPUT on the signal of the output pin have been executed.*

Constraint C3 insures that DELAYs are the last primitives executed and that, for example, 7P cannot occur before 1P.

Closely examining C3 reveals some unwanted implicit restrictions which we have made on each of the primitives. First, we have assumed that each time a primitive is executed, it will generate a new output. This is a reasonable assumption for an ADDER, but is not reasonable for an INPUT or a DOWN\_SAMPLER. Second, we have assumed that a primitive needs all of its inputs to generate each and every output. This is reasonable for a MULT, but not for an ADAPTIVE\_GAIN which might have inputs appearing at different rates. Thus, we discover that C3 correctly orders synchronous primitives only.


#### **5.2.4.1.4 C4 — The Asynchronous/Synchronous Constraint**

A new constraint, C4, is needed to handle a mixture of synchronous and asynchronous bodies and signals. Before stating C4, the synchronous/asynchronous issues must be studied more closely.


A synchronous signal, i.e., a signal whose lone output pin has the READY property with value SYNCHRONOUS, contains only data. An asynchronous signal, i.e., a signal whose lone output pin has the property READY=ASYNCHRONOUS, must contain not only data, but also a flag indicating whether the data are valid. This flag is a single-bit value called the READY bit. Upon output of an asynchronous signal, the signal's READY bit is asserted. When the asynchronous signal is used, the signal's READY bit is de-asserted. Since there is only one READY bit per asynchronous signal, an asynchronous signal can be an input to exactly one body. A synchronous signal must pass through an asynchronizer before being used by the rest of the (asynchronous) system. The beginning of a synchronous group is designated by (1) a SYNCH primitive or (2) a synchronous primitive with exactly one input. The end of a synchronous block is designated by an ASYNCH primitive or a primitive which has an output having its READY property equal to ASYNCHRONOUS.

For each primitive p which has no inputs, the program orders all the primitives which depend on p. Where synchronous groups are encountered, the primitives are ordered according to the constraint C3. Where asynchronous primitives are encountered, a modified constraint (C4) is used:

*An asynchronous primitive is allowed to run whenever any one of its input pins has been satisfied. By “satisfied,” we mean that given an input pin, (1) the primitive which contains*



(a) BLOCK DIAGRAM DRAWING



(b) FLOWCHART INTERPRETATION

Figure 24. Asynchronous block diagram to flowchart conversion.

*the pin of type OUTPUT on the signal of the input pin has already been executed and the READY bit is set on that signal, or (2) the signal of the input pin has the property INITIAL\_VALUE. Primitives having no input pins can be executed immediately, with no constraints.*

Using C4 and considering Figure 24(a) and (b), any primitive p2 which has an input signal s, which in turn was output by p1, will be executed every time p1 generates an output on s. Notice that p2 is not necessarily executed every time p1 is executed, but that execution is conditional on the presence of valid data on s. Thus, the block diagram shown in Figure 24(a) has the flowchart shown in Figure 24(b).

By using the two constraints, C3 for synchronous groups and C4 for all primitives not in a synchronous group, it is possible to correctly order any block diagram comprised of the primitives described so far. An example block diagram with asynchronous and synchronous primitives is shown in Figure 25. I12O is an arbitrary one-input two-output asynchronous primitive. Similarly, 3I2O is an arbitrary three-input two-output asynchronous primitive. The INPUTs are asynchronous, meaning that there are two possible outcomes of executing the INPUT primitive: (1) data were available, meaning that a value is placed on the output signal and the READY bit is set; or (2) no data were available, meaning that no value is placed on the output signal and the READY bit is not set. The asynchronous primitive at 12P is a SPLIT2, i.e., a one-to-two-signal splitter. 11P is a SYNCH2, i.e., a two-signal synchronizer. 13P, 14P, and 15P are ASYNCHS. The rest of the primitives are "normal" synchronous primitives.

Figure 26 shows the output, called a process table, available from the ordering program given the input of Figure 25. Each line contains either a label, beginning with the letter "L," or a statement. Comments, provided by the system, are separated from the statements by semicolons. Statements can be "imperatives" or "interrogatives." The imperatives correspond to primitive executions, while the interrogatives correspond to READY bit checks of SYNCH checks. The process table begins with the execution of the INPUT at 1P. After execution of the INPUT, there might or might not be a valid data value contained in signal D. If D is valid, the INPUT primitive will set the READY bit of signal D. Otherwise, the bit will remain unset. The next line of the process table questions whether that bit is set. If it is not set, execution of primitives depending on D and following 1P will not be attempted at this time. In that case, a jump to label L0 is made. If the READY bit of signal D was set, execution continues with the SYNCH2 primitive. In this respect, the SYNCH primitive is an exception because it is a combination of an imperative statement and an interrogative statement. A SYNCH primitive tests whether all its inputs are ready. If so, it copies its inputs to its outputs and evaluates as ready. Otherwise, it evaluates as not ready. In this example, if both C and D are ready, the SYNCH2 copies C to H and D to I. Execution continues with the ADDER at 2P. If the SYNCH2 either C or D had not been ready, execution would have continued at L1.

Instead of continuing this detailed analysis of the example, some of the important characteristics of the output will be highlighted. Notice the two NEGs, 7P and 6P. These are synchronous primitives, so once M is ready, both 7P and 8P can be run without checking the status of F.




Figure 25. Block diagram with asynchronous primitives.

```

FILE_TYPE=ORDERED_PROCESS_TABLE:
  INPUT (D,2,2) ; (EX12 INPUT1P)
  IF NOT D JUMP TO L0
  IF NOT SYNCH2 (C,D,H,1) JUMP TO L1 ; (EX12 SYNCH2.11P)
  ADDER (H,I,G) ; (EX12 ADDER2P)
  ASYNCH (G,N) ; (EX12 ASYNCH13P)
  IF NOT N JUMP TO L2
  3120 (R,O,N,K,L) ; (EX12 .31205P)
  IF NOT K JUMP TO L3
  OUTPUT (K,0,3) ; (EX12 OUTPUT4P)

  IF NOT L JUMP TO L4
  OUTPUT (L,2,0) ; (EX12 OUTPUT3P)

INPUT (A,1,1) ; (EX12 INPUT10P)
IF NOT A JUMP TO L5
II20 (A,B,S) ; (EX12 .II209P)
IF NOT B JUMP TO L6
NEG (B,E) ; (EX12 NEG8P)
ASYNCH (E,R) ; (EX12 ASYNCH15P)
IF NOT R JUMP TO L7
3120 (R,O,N,K,L) ; (EX12 .31205P)
IF NOT K JUMP TO L8
OUTPUT (K,0,3) ; (EX12 OUTPUT4P)

IF NOT L JUMP TO L9
OUTPUT (L,2,0) ; (EX12 OUTPUT3P)

IF NOT S JUMP TO L10
SPLIT2 (S,M,C) ; (EX12 SPLIT2.12P)
IF NOT M JUMP TO L11
NEG (M,F) ; (EX12 NEG7P)
NEG (F,P) ; (EX12 NEG6P)
ASYNCH (P,O) ; (EX12 ASYNCH14P)
IF NOT O JUMP TO L12
3120 (R,O,N,K,L) ; (EX12 .31205P)
IF NOT K JUMP TO L13
OUTPUT (K,0,3) ; (EX12 OUTPUT4P)

IF NOT L JUMP TO L14
OUTPUT (L,2,0) ; (EX12 OUTPUT3P)

IF NOT C JUMP TO L15
IF NOT SYNCH2 (C,D,H,1) JUMP TO L16 ; (EX12 SYNCH2.11P)
ADDER (H,I,G) ; (EX12 ADDER2P)
ASYNCH (G,N) ; (EX12 ASYNCH13P)
IF NOT N JUMP TO L17
3120 (R,O,N,K,L) ; (EX12 .31205P)
IF NOT K JUMP TO L18
OUTPUT (K,0,3) ; (EX12 OUTPUT4P)

IF NOT L JUMP TO L19
OUTPUT (L,2,0) ; (EX12 OUTPUT3P)

```

Figure 26. An ordered process table.



This situation is correctly handled in the ordered process table. Next, notice that the 3I2O at 5P is found in the ordered process table four times. This accounts for the many different scenarios preceding its execution. Asynchronous primitives require this type of special handling since they may execute without receiving all of their inputs. This code repetition/speed trade-off is discussed at the end of this section. The process table for the IIR/FIR filter example is shown in Figure 27 (left column).

FILE_TYPE=ORDERED_PROCESS_TABLE:	MACRO EXAMPLES		
<pre> PROCESSOR '8300':   INPUT (YY2,ZZ2,2) ; (RTPG INPUT29P)   IF NOT YY2 JUMP TO L0   SYNCH1 (YY2,CC) ; (IIRFIR SYNCH1.31P)   GAIN (L,O,234) ; (IIRFIR GAIN25P)   GAIN (N,UN0,567) ; (IIRFIR GAIN24P)   GAIN (CC,M,575) ; (IIRFIR GAIN26P)   ADDER (M,O,P) ; (IIRFIR ADDER30P)   ADDER (P,UN0,OUT) ; (IIRFIR ADDER29P)   OUTPUT (OUT,0,0) ; (IIRFIR OUTPUT22P)   DELAY (L,N) ; (IIRFIR DELAY27P)   DELAY (CC,L) ; (IIRFIR DELAY28P) L0: END_PROCESSOR: </pre>	adder	\$macro	a,b,c
		zalh	:a.s:
		addh	:b.s:
		sach	:c.s:
		\$end	
	delay	\$macro	a,b
		lac	:a.s:
		sac1	:b.s:
		\$end	
<pre> PROCESSOR '8200':   INPUT (YY1,ZZ1,2) ; (RTPG INPUT27P)   IF NOT YY1 JUMP TO L0   OUTPUT (YY1,ZZ2,0) ; (RTPG OUTPUT28P) L0: END_PROCESSOR: </pre>			
<pre> PROCESSOR '8100':   INPUT (YY0,ZZ0,2) ; (RTPG INPUT25P)   IF NOT YY0 JUMP TO L0   OUTPUT (YY0,ZZ1,0) ; (RTPG OUTPUT26P) L0: END_PROCESSOR: </pre>			
<pre> PROCESSOR '0000':   INPUT (DD,0,2) ; (IIRFIR INPUT23P)   IF NOT DD JUMP TO L0   SYNCH1 (DD,EE) ; (IIRFIR SYNCH1.32P)   GAIN (E,D,2000) ; (IIRFIR GAIN18P)   GAIN (E,I,140) ; (IIRFIR GAIN21P)   GAIN (H,G,2400) ; (IIRFIR GAIN19P)   GAIN (H,J,2355) ; (IIRFIR GAIN20P)   GAIN (EE,A,1500) ; (IIRFIR GAIN17P)   ADDER (J,I,K) ; (IIRFIR ADDER14P)   ADDER (G,D,F) ; (IIRFIR ADDER15P)   ADDER (A,F,B) ; (IIRFIR ADDER16P)   ADDER (B,K,AA) ; (IIRFIR ADDER13P)   ASYNCH (AA,BB) ; (IIRFIR ASYNCH33P)   DELAY (E,H) ; (IIRFIR DELAY1P)   DELAY (B,E) ; (IIRFIR DELAY7P)   IF NOT BB JUMP TO L1   OUTPUT (BB,ZZ0,0) ; (RTPG OUTPUT24P) L1: L0: END_PROCESSOR: END. </pre>			

Figure 27. IIR/FIR process table; primitive macro programs.

#### 5.2.4.2 Assembly Code Generator

The last step in the block diagram compilation is the translation of the output of the ordering program into TMS32010 assembly code. This is easily accomplished by creating a library of macro programs which roughly correspond to each graphical primitive. Figure 27 (right column) shows the macro programs corresponding to the ADDER and DELAY primitives. Information from the ordered process table, along with some additional information from the signal and primitive tables, is used during assembly code generation. Figure 28 shows part of the assembly code for cell 0000 in the IIR/FIR example.

### 5.3 Task Assignment Tool

An automated procedure has been developed to assign parts of a large problem, described in a data flow language, to cells in the array. This procedure uses an algorithm called "simulated annealing"<sup>10</sup> to find an assignment with minimum "cost." The cost of an assignment is determined by summing the charges for "penalties" incurred by the assignment. The group of penalties is flexible, but might include: (1) "Excessive Idle," i.e., too many processors in the array are idle too often; or (2) "Excessive Intercell Communication," i.e., the processing required for intercell communication is too large a fraction of total processing time. After associating a charge for each penalty incurred, and by following the six steps listed below, the assignment with the minimum cost can be identified:

- (1) Randomly assign tasks to cells.
- (2) Compute cost of current assignment.
- (3) Randomly move one task from one cell to another.
- (4) Recompute cost.
- (5) Accept this change with probability  $p$ .
- (6) Decrease  $p$  by some percentage.
- (7) Decrement count. If zero, finished. Else, go to (3).

Future plans call for integration of the task assignment tool with the rest of the BDC.

### 5.4 Efficiency and Evaluation

The high-level software tools described above can be evaluated in two areas. First, we must judge how effective the tools are at reducing the user's software development task. Second, we must determine whether the software which is output by the tools makes efficient use of the array hardware. Evaluation of the high-level software in these two areas is the subject of the rest of this section. The chart shown in Figure 29 shows some example evaluations.

```

0037 040E      start      INPUT  DO,0,2 ; (IIRFIR INPUT23P)
0038 0001 040E
0039 0002 040E
0040 0003 040E
0041 0004 040E
0042 0005 040E
0043 0006 040E
0044 0007 040E 447E      IN RAMINT,INTERPT
0045 0008 040E 2470      LAC CRT,2'2
0046 0009 0410 797E      AND RAMINT
0047 0010 0411 FT00      BZ X1038
0048 0011 0412 0417
0049 0012 0413 4206      IN DO,2 ; GET DATA
0050 0013 0414
0051 0014 0414 2170      LAC CRT,DOB ; SET THE READY BIT
0052 0015 0415 7A04      OR DOW
0053 0016 0416 5004      SACL DOW
0054 0017 0417
0055 0018 0417
0056 0019 0417
0057 0020 0417
0058 0021 0417 2170      LAC CRT,DOB
0059 0022 0418 7904      AND DOW
0060 0023 0419 FT00      BZ LO
0061 0024 041A 0454
0062 0025 041B
0063 0026 041B
0064 0027 041B 2170      LAC CRT,DOB ; CLEAR THE INPUT
0065 0028 041C 7872      XOR HIGH16 ; READY BIT
0066 0029 041D 7904      AND DOW
0067 0030 041E 5004      SACL DOW
0068 0031 041F
0069 0032 041F 2006      LAC DO
0070 0033 0420 5008      SACL ZE
0071 0034 0421
0072 0035 0421 6A07      LIT Z
0073 0036 0422 87D0      RPTX 2000
0074 0037 0423 778E      PAC
0075 0038 0424 5005      SACH D,4
0076 0039 0425 6A07      LIT Z
0077 0040 0426 808C      RPTX 140
0078 0041 0427 778E      PAC
0079 0042 0428 500C      SACH I,4
0080 0043 0429 6A0B      LIT H
0081 0044 042A 8960      RPTX 2400
0082 0045 042B 778E      PAC
0083 0046 042C 500A      SACH G,4
0084 0047 042D 6A0B      LIT H
0085 0048 042E 8933      RPTX 2355
0086 0049 042F 778E      PAC
0090 0050 0430 5008      SACL ZE
0091 0051 0431 6A07      LIT Z
0092 0052 0432 87D0      RPTX 2000
0093 0053 0433 778E      PAC
0094 0054 0434 5005      SACH D,4
0095 0055 0435 6A07      LIT Z
0096 0056 0436 808C      RPTX 140
0097 0057 0437 778E      PAC
0098 0058 0438 500C      SACH I,4
0099 0059 0439 6A0B      LIT H
0100 0060 0440 8960      RPTX 2400
0101 0061 0441 778E      PAC
0102 0062 0442 500A      SACH G,4
0103 0063 0443 6A0B      LIT H
0104 0064 0444 8933      RPTX 2355
0105 0065 0445 778E      PAC
0106 0066 0446 500C      SACH I,4
0107 0067 0447 6A07      LIT Z
0108 0068 0448 808C      RPTX 140
0109 0069 0449 778E      PAC
0110 0070 0450 5005      SACH D,4
0111 0071 0451 6A07      LIT Z
0112 0072 0452 87D0      RPTX 2000
0113 0073 0453 778E      PAC
0114 0074 0454 5008      SACL ZE
0115 0075 0455 6A07      LIT Z
0116 0076 0456 808C      RPTX 140
0117 0077 0457 778E      PAC
0118 0078 0458 500C      SACH I,4
0119 0079 0459 6A0B      LIT H
0120 0080 0460 8960      RPTX 2400
0121 0081 0461 778E      PAC
0122 0082 0462 500A      SACH G,4
0123 0083 0463 6A0B      LIT H
0124 0084 0464 8933      RPTX 2355
0125 0085 0465 778E      PAC
0126 0086 0466 500C      SACH I,4
0127 0087 0467 6A07      LIT Z
0128 0088 0468 808C      RPTX 140
0129 0089 0469 778E      PAC
0130 0090 0470 5005      SACH D,4
0131 0091 0471 6A07      LIT Z
0132 0092 0472 87D0      RPTX 2000
0133 0093 0473 778E      PAC
0134 0094 0474 5008      SACL ZE
0135 0095 0475 6A07      LIT Z
0136 0096 0476 808C      RPTX 140
0137 0097 0477 778E      PAC
0138 0098 0478 500C      SACH I,4
0139 0099 0479 6A0B      LIT H
0140 0100 0480 8960      RPTX 2400
0141 0101 0481 778E      PAC
0142 0102 0482 500A      SACH G,4
0143 0103 0483 6A0B      LIT H
0144 0104 0484 8933      RPTX 2355
0145 0105 0485 778E      PAC
0146 0106 0486 500C      SACH I,4
0147 0107 0487 6A07      LIT Z
0148 0108 0488 808C      RPTX 140
0149 0109 0489 778E      PAC
0150 0110 0490 5005      SACH D,4
0151 0111 0491 6A07      LIT Z
0152 0112 0492 87D0      RPTX 2000
0153 0113 0493 778E      PAC
0154 0114 0494 5008      SACL ZE
0155 0115 0495 6A07      LIT Z
0156 0116 0496 808C      RPTX 140
0157 0117 0497 778E      PAC
0158 0118 0498 500C      SACH I,4
0159 0119 0499 6A0B      LIT H
0160 0120 0500 8960      RPTX 2400
0161 0121 0501 778E      PAC
0162 0122 0502 500A      SACH G,4
0163 0123 0503 6A0B      LIT H
0164 0124 0504 8933      RPTX 2355
0165 0125 0505 778E      PAC
0166 0126 0506 500C      SACH I,4
0167 0127 0507 6A07      LIT Z
0168 0128 0508 808C      RPTX 140
0169 0129 0509 778E      PAC
0170 0130 0510 5005      SACH D,4
0171 0131 0511 6A07      LIT Z
0172 0132 0512 87D0      RPTX 2000
0173 0133 0513 778E      PAC
0174 0134 0514 5008      SACL ZE
0175 0135 0515 6A07      LIT Z
0176 0136 0516 808C      RPTX 140
0177 0137 0517 778E      PAC
0178 0138 0518 500C      SACH I,4
0179 0139 0519 6A0B      LIT H
0180 0140 0520 8960      RPTX 2400
0181 0141 0521 778E      PAC
0182 0142 0522 500A      SACH G,4
0183 0143 0523 6A0B      LIT H
0184 0144 0524 8933      RPTX 2355
0185 0145 0525 778E      PAC
0186 0146 0526 500C      SACH I,4
0187 0147 0527 6A07      LIT Z
0188 0148 0528 808C      RPTX 140
0189 0149 0529 778E      PAC
0190 0150 0530 5005      SACH D,4
0191 0151 0531 6A07      LIT Z
0192 0152 0532 87D0      RPTX 2000
0193 0153 0533 778E      PAC
0194 0154 0534 5008      SACL ZE
0195 0155 0535 6A07      LIT Z
0196 0156 0536 808C      RPTX 140
0197 0157 0537 778E      PAC
0198 0158 0538 500C      SACH I,4
0199 0159 0539 6A0B      LIT H
0200 0160 0540 8960      RPTX 2400
0201 0161 0541 778E      PAC
0202 0162 0542 500A      SACH G,4
0203 0163 0543 6A0B      LIT H
0204 0164 0544 8933      RPTX 2355
0205 0165 0545 778E      PAC
0206 0166 0546 500C      SACH I,4
0207 0167 0547 6A07      LIT Z
0208 0168 0548 808C      RPTX 140
0209 0169 0549 778E      PAC
0210 0170 0550 5005      SACH D,4
0211 0171 0551 6A07      LIT Z
0212 0172 0552 87D0      RPTX 2000
0213 0173 0553 778E      PAC
0214 0174 0554 5008      SACL ZE
0215 0175 0555 6A07      LIT Z
0216 0176 0556 808C      RPTX 140
0217 0177 0557 778E      PAC
0218 0178 0558 500C      SACH I,4
0219 0179 0559 6A0B      LIT H
0220 0180 0560 8960      RPTX 2400
0221 0181 0561 778E      PAC
0222 0182 0562 500A      SACH G,4
0223 0183 0563 6A0B      LIT H
0224 0184 0564 8933      RPTX 2355
0225 0185 0565 778E      PAC
0226 0186 0566 500C      SACH I,4
0227 0187 0567 6A07      LIT Z
0228 0188 0568 808C      RPTX 140
0229 0189 0569 778E      PAC
0230 0190 0570 5005      SACH D,4
0231 0191 0571 6A07      LIT Z
0232 0192 0572 87D0      RPTX 2000
0233 0193 0573 778E      PAC
0234 0194 0574 5008      SACL ZE
0235 0195 0575 6A07      LIT Z
0236 0196 0576 808C      RPTX 140
0237 0197 0577 778E      PAC
0238 0198 0578 500C      SACH I,4
0239 0199 0579 6A0B      LIT H
0240 0200 0580 8960      RPTX 2400
0241 0201 0581 778E      PAC
0242 0202 0582 500A      SACH G,4
0243 0203 0583 6A0B      LIT H
0244 0204 0584 8933      RPTX 2355
0245 0205 0585 778E      PAC
0246 0206 0586 500C      SACH I,4
0247 0207 0587 6A07      LIT Z
0248 0208 0588 808C      RPTX 140
0249 0209 0589 778E      PAC
0250 0210 0590 5005      SACH D,4
0251 0211 0591 6A07      LIT Z
0252 0212 0592 87D0      RPTX 2000
0253 0213 0593 778E      PAC
0254 0214 0594 5008      SACL ZE
0255 0215 0595 6A07      LIT Z
0256 0216 0596 808C      RPTX 140
0257 0217 0597 778E      PAC
0258 0218 0598 500C      SACH I,4
0259 0219 0599 6A0B      LIT H
0260 0220 0600 8960      RPTX 2400
0261 0221 0601 778E      PAC
0262 0222 0602 500A      SACH G,4
0263 0223 0603 6A0B      LIT H
0264 0224 0604 8933      RPTX 2355
0265 0225 0605 778E      PAC
0266 0226 0606 500C      SACH I,4
0267 0227 0607 6A07      LIT Z
0268 0228 0608 808C      RPTX 140
0269 0229 0609 778E      PAC
0270 0230 0610 5005      SACH D,4
0271 0231 0611 6A07      LIT Z
0272 0232 0612 87D0      RPTX 2000
0273 0233 0613 778E      PAC
0274 0234 0614 5008      SACL ZE
0275 0235 0615 6A07      LIT Z
0276 0236 0616 808C      RPTX 140
0277 0237 0617 778E      PAC
0278 0238 0618 500C      SACH I,4
0279 0239 0619 6A0B      LIT H
0280 0240 0620 8960      RPTX 2400
0281 0241 0621 778E      PAC
0282 0242 0622 500A      SACH G,4
0283 0243 0623 6A0B      LIT H
0284 0244 0624 8933      RPTX 2355
0285 0245 0625 778E      PAC
0286 0246 0626 500C      SACH I,4
0287 0247 0627 6A07      LIT Z
0288 0248 0628 808C      RPTX 140
0289 0249 0629 778E      PAC
0290 0250 0630 5005      SACH D,4
0291 0251 0631 6A07      LIT Z
0292 0252 0632 87D0      RPTX 2000
0293 0253 0633 778E      PAC
0294 0254 0634 5008      SACL ZE
0295 0255 0635 6A07      LIT Z
0296 0256 0636 808C      RPTX 140
0297 0257 0637 778E      PAC
0298 0258 0638 500C      SACH I,4
0299 0259 0639 6A0B      LIT H
0300 0260 0640 8960      RPTX 2400
0301 0261 0641 778E      PAC
0302 0262 0642 500A      SACH G,4
0303 0263 0643 6A0B      LIT H
0304 0264 0644 8933      RPTX 2355
0305 0265 0645 778E      PAC
0306 0266 0646 500C      SACH I,4
0307 0267 0647 6A07      LIT Z
0308 0268 0648 808C      RPTX 140
0309 0269 0649 778E      PAC
0310 0270 0650 5005      SACH D,4
0311 0271 0651 6A07      LIT Z
0312 0272 0652 87D0      RPTX 2000
0313 0273 0653 778E      PAC
0314 0274 0654 5008      SACL ZE
0315 0275 0655 6A07      LIT Z
0316 0276 0656 808C      RPTX 140
0317 0277 0657 778E      PAC
0318 0278 0658 500C      SACH I,4
0319 0279 0659 6A0B      LIT H
0320 0280 0660 8960      RPTX 2400
0321 0281 0661 778E      PAC
0322 0282 0662 500A      SACH G,4
0323 0283 0663 6A0B      LIT H
0324 0284 0664 8933      RPTX 2355
0325 0285 0665 778E      PAC
0326 0286 0666 500C      SACH I,4
0327 0287 0667 6A07      LIT Z
0328 0288 0668 808C      RPTX 140
0329 0289 0669 778E      PAC
0330 0290 0670 5005      SACH D,4
0331 0291 0671 6A07      LIT Z
0332 0292 0672 87D0      RPTX 2000
0333 0293 0673 778E      PAC
0334 0294 0674 5008      SACL ZE
0335 0295 0675 6A07      LIT Z
0336 0296 0676 808C      RPTX 140
0337 0297 0677 778E      PAC
0338 0298 0678 500C      SACH I,4
0339 0299 0679 6A0B      LIT H
0340 0300 0680 8960      RPTX 2400
0341 0301 0681 778E      PAC
0342 0302 0682 500A      SACH G,4
0343 0303 0683 6A0B      LIT H
0344 0304 0684 8933      RPTX 2355
0345 0305 0685 778E      PAC
0346 0306 0686 500C      SACH I,4
0347 0307 0687 6A07      LIT Z
0348 0308 0688 808C      RPTX 140
0349 0309 0689 778E      PAC
0350 0310 0690 5005      SACH D,4
0351 0311 0691 6A07      LIT Z
0352 0312 0692 87D0      RPTX 2000
0353 0313 0693 778E      PAC
0354 0314 0694 5008      SACL ZE
0355 0315 0695 6A07      LIT Z
0356 0316 0696 808C      RPTX 140
0357 0317 0697 778E      PAC
0358 0318 0698 500C      SACH I,4
0359 0319 0699 6A0B      LIT H
0360 0320 0700 8960      RPTX 2400
0361 0321 0701 778E      PAC
0362 0322 0702 500A      SACH G,4
0363 0323 0703 6A0B      LIT H
0364 0324 0704 8933      RPTX 2355
0365 0325 0705 778E      PAC
0366 0326 0706 500C      SACH I,4
0367 0327 0707 6A07      LIT Z
0368 0328 0708 808C      RPTX 140
0369 0329 0709 778E      PAC
0370 0330 0710 5005      SACH D,4
0371 0331 0711 6A07      LIT Z
0372 0332 0712 87D0      RPTX 2000
0373 0333 0713 778E      PAC
0374 0334 0714 5008      SACL ZE
0375 0335 0715 6A07      LIT Z
0376 0336 0716 808C      RPTX 140
0377 0337 0717 778E      PAC
0378 0338 0718 500C      SACH I,4
0379 0339 0719 6A0B      LIT H
0380 0340 0720 8960      RPTX 2400
0381 0341 0721 778E      PAC
0382 0342 0722 500A      SACH G,4
0383 0343 0723 6A0B      LIT H
0384 0344 0724 8933      RPTX 2355
0385 0345 0725 778E      PAC
0386 0346 0726 500C      SACH I,4
0387 0347 0727 6A07      LIT Z
0388 0348 0728 808C      RPTX 140
0389 0349 0729 778E      PAC
0390 0350 0730 5005      SACH D,4
0391 0351 0731 6A07      LIT Z
0392 0352 0732 87D0      RPTX 2000
0393 0353 0733 778E      PAC
0394 0354 0734 5008      SACL ZE
0395 0355 0735 6A07      LIT Z
0396 0356 0736 808C      RPTX 140
0397 0357 0737 778E      PAC
0398 0358 0738 500C      SACH I,4
0399 0359 0739 6A0B      LIT H
0400 0360 0740 8960      RPTX 2400
0401 0361 0741 778E      PAC
0402 0362 0742 500A      SACH G,4
0403 0363 0743 6A0B      LIT H
0404 0364 0744 8933      RPTX 2355
0405 0365 0745 778E      PAC
0406 0366 0746 500C      SACH I,4
0407 0367 0747 6A07      LIT Z
0408 0368 0748 808C      RPTX 140
0409 0369 0749 778E      PAC
0410 0370 0750 5005      SACH D,4
0411 0371 0751 6A07      LIT Z
0412 0372 0752 87D0      RPTX 2000
0413 0373 0753 778E      PAC
0414 0374 0754 5008      SACL ZE
0415 0375 0755 6A07      LIT Z
0416 0376 0756 808C      RPTX 140
0417 0377 0757 778E      PAC
0418 0378 0758 500C      SACH I,4
0419 0379 0759 6A0B      LIT H
0420 0380 0760 8960      RPTX 2400
0421 0381 0761 778E      PAC
0422 0382 0762 500A      SACH G,4
0423 0383 0763 6A0B      LIT H
0424 0384 0764 8933      RPTX 2355
0425 0385 0765 778E      PAC
0426 0386 0766 500C      SACH I,4
0427 0387 0767 6A07      LIT Z
0428 0388 0768 808C      RPTX 140
0429 0389 0769 778E      PAC
0430 0390 0770 5005      SACH D,4
0431 0391 0771 6A07      LIT Z
0432 0392 0772 87D0      RPTX 2000
0433 0393 0773 778E      PAC
0434 0394 0774 5008      SACL ZE
0435 0395 0775 6A07      LIT Z
0436 0396 0776 808C      RPTX 140
0437 0397 0777 778E      PAC
0438 0398 0778 500C      SACH I,4
0439 0399 0779 6A0B      LIT H
0440 0400 0780 8960      RPTX 2400
0441 0401 0781 778E      PAC
0442 0402 0782 500A      SACH G,4
0443 0403 0783 6A0B      LIT H
0444 0404 0784 8933      RPTX 2355
0445 0405 0785 778E      PAC
0446 0406 0786 500C      SACH I,4
0447 0407 0787 6A07      LIT Z
0448 0408 0788 808C      RPTX 140
0449 0409 0789 778E      PAC
0450 0410 0790 5005      SACH D,4
0451 0411 0791 6A07      LIT Z
0452 0412 0792 87D0      RPTX 2000
0453 0413 0793 778E      PAC
0454 0414 0794 5008      SACL ZE
0455 0415 0795 6A07      LIT Z
0456 0416 0796 808C      RPTX 140
0457 0417 0797 778E      PAC
0458 0418 0798 500C      SACH I,4
0459 0419 0799 6A0B      LIT H
0460 0420 0800 8960      RPTX 2400
0461 0421 0801 778E      PAC
0462 0422 0802 500A      SACH G,4
0463 0423 0803 6A0B      LIT H
0464 0424 0804 8933      RPTX 2355
0465 0425 0805 778E      PAC
0466 0426 0806 500C      SACH I,4
0467 0427 0807 6A07      LIT Z
0468 0428 0808 808C      RPTX 140
0469 0429 0809 778E      PAC
0470 0430 0810 5005      SACH D,4
0471 0431 0811 6A07      LIT Z
0472 0432 0812 87D0      RPTX 2000
0473 0433 0813 778E      PAC
0474 0434 0814 5008      SACL ZE
0475 0435 0815 6A07      LIT Z
0476 0436 0816 808C      RPTX 140
0477 0437 0817 778E      PAC
0478 0438 0818 500C      SACH I,4
0479 0439 0819 6A0B      LIT H
0480 0440 0820 8960      RPTX 2400
0481 0441 0821 778E      PAC
0482 0442 0822 500A      SACH G,4
0483 0443 0823 6A0B      LIT H
0484 0444 0824 8933      RPTX 2355
0485 0445 0825 778E      PAC
0486 0446 0826 500C      SACH I,4
0487 0447 0827 6A07      LIT Z
0488 0448 0828 808C      RPTX 140
0489 0449 0829 778E      PAC
0490 0450 0830 5005      SACH D,4
0491 0451 0831 6A07      LIT Z
0492 0452 0832 87D0      RPTX 2000
0493 0453 0833 778E      PAC
0494 0454 0834 5008      SACL ZE
0495 0455 0835 6A07      LIT Z
0496 0456 0836 808C      RPTX 140
0497 0457 0837 778E      PAC
0498 0458 0838 500C      SACH I,4
0499 0459 0839 6A0B      LIT H
0500 0460 0840 8960      RPTX 2400
0501 0461 0841 778E      PAC
0502 0462 0842 500A      SACH G,4
0503 0463 0843 6A0B      LIT H
0504 0464 0844 8933      RPTX 2355
0505 0465 0845 778E      PAC
0506 0466 0846 500C      SACH I,4
0507 0467 0847 6A07      LIT Z
0508 0468 0848 808C      RPTX 140
0509 0469 0849 778E      PAC
0510 0470 0850 5005      SACH D,4
0511 0471 0851 6A07      LIT Z
0512 0472 0852 87D0      RPTX 2000
0513 0473 0853 778E      PAC
0514 0474 0854 5008      SACL ZE
0515 0475 0855 6A07      LIT Z
0516 0476 0856 808C      RPTX 140
0517 0477 0857 778E      PAC
0518 0478 0858 500C      SACH I,4
0519 0479 0859 6A0B      LIT H
0520 0480 0860 8960      RPTX 2400
0521 0481 0861 778E      PAC
0522 0482 0862 500A      SACH G,4
0523 0483 0863 6A0B      LIT H
0524 0484 0864 8933      RPTX 2355
0525 0485 0865 778E      PAC
0526 0486 0866 500C      SACH I,4
0527 0487 0867 6A07      LIT Z
0528 0488 0868 808C      RPTX 140
0529 0489 0869 778E      PAC
0530 0490 0870 5005      SACH D,4
0531 0491 0871 6A07      LIT Z
0532 0492 0872 87D0      RPTX 2000
0533 0493 0873 778E      PAC
0534 0494 
```

6-CHANNEL FILTER BANK (Not Including I/O)			
GENERATOR	LOOP TIME ( $\mu$ s)	PROGRAM LENGTH (in Words)	DATA MEMORY LOCATIONS NEEDED
BDC (Simple Primitives)	37	186	72
BDC (Extended Primitives)	14	34	30
HAND CODED	14	34	30

8-POINT FFT (Complex Data, No Scaling, No I/O)			
GENERATOR	LOOP TIME ( $\mu$ s)	PROGRAM LENGTH (in Words)	DATA MEMORY LOCATIONS NEEDED
BDC (Simple Primitives)	26	1024	48
BDC (Extended Primitives)	26	128	48
HAND CODED	26	128	20

These charts show the relative performances of the three methods of code generation. The "BDC Simple Primitive" method limits the block diagram to adders, mults, etc. The "BDC Extended Primitive" method allows the use of higher-level primitives, e.g., a **FILTER\_BANK** primitive. The "Hand Coded" method is self-explanatory.

Figure 29. BDC vs manually written code.



### 5.4.1 Easing the Programming Task

Since the primary design goal of the BDC was to automate the MIMD software development process, we would expect that for any implementation of a BDC to be judged a success, it must substantially reduce the amount of time the user spends programming. Using this criterion, preliminary results indicate that the BDC implementation described in this report is a success. First, the fact that the experienced user does not get bogged down in TMS32010 assembly code generation causes a marked decrease in the amount of time spent developing a program. A novice user need not learn the TMS32010 assembly language at all. Second, the BDC is, for the most part, processor independent (i.e., should a new MIMD array be developed in the future, only the assembly code generation module would need to be substantially modified). The interface to the user could remain virtually identical. This is the same sort of criterion which one uses to judge standard programming languages, namely, source code transportability among various hardware implementations.

### 5.4.2 Efficiency

The second area of evaluation of the BDC is efficiency. Efficiency encompasses many notions of performance; so, for the purposes of this report, we will consider the following comparisons:

- (1) Speed of compiled code vs speed of manually written code,
- (2) Size of compiled code vs size of manually written code, and
- (3) Data memory allocation in compiled code vs data memory allocation in manually written code.

We will find that in all three of these comparisons BDC code, while not as efficient as manually written code, performs reasonably.

In the speed comparison, we find that applications drawn by the user containing primitive elements such as ADDERs and MULTs, or nonprimitive elements which are defined in terms of primitive elements such as ADDERs and MULTs, take almost twice as long to run as their hand-coded counterparts. The reason for this is twofold. First, the compiler is unable to make use of the index registers. Thus, special TMS32010 pipelining instructions which use the index registers as pointers are never generated by the BDC output. Second, the compiler is unable to use the accumulator as a storage location between bodies. This means that many intermediate values, which might have been stored in the accumulator, must be written to and then read from data memory. However, if the user has more-complex primitive bodies available to him (e.g., a primitive body that represents a filter section), we find that the efficiency of the BDC output can approach 90 percent of the efficiency of hand-coded programs. Thus, depending on the size of the library of primitive bodies, the speed of BDC code ranges anywhere from 50 to 90 percent of the speed of hand-coded programs.



In the program length comparison, the results depend greatly on the particular application. Since the BDC generates in-line code, rather than subroutines, any application which makes use of the same code module many times will be much longer if generated by the BDC than if generated by hand. One reason for inefficiency is that in-line code runs considerably faster than subroutines and, since most real-time applications are constrained by the speed of the TMS32010 (rather than the size of its program memory), this trade-off seems justified. In future versions of the BDC, the user would be given the option of in-line code or subroutine generation. A second reason for inefficiency is the need for data memory access when hand-coded programs can use the accumulator. This inefficiency was also seen in the speed comparison.

In the data memory use comparison, the results show that the BDC is quite inefficient compared with the hand-coded programs. Once again, we see that the reason for this inefficiency is the fact that the accumulator cannot be used to store intermediate results. For this reason, future versions of the BDC will make more efficient use of the accumulator as a temporary storage location. However, when the primitive library is expanded to include more-complex modules, the use of the data memory decreases dramatically.

### 5.4.3 Conclusion

Concluding, we see that if the BDC makes use of an expanded primitive library, its output is comparable to hand-coded programs in many areas of efficiency. When the added BDC benefit of ease of use is also considered, the BDC appears to be a success.

There are many areas for improvement of the BDC. First, data-type support would be valuable in order to use the BDC with hardware supporting different data types. If an array were built out of cells centered around a floating-point processor, BDC data-type support would be quite valuable. Second, the BDC should be given more knowledge about the type of cell for which it is generating code. In the TMS32010 case, an improvement would be to pass variable values in the accumulator, instead of in data memory. This would increase speed and decrease memory use at the same time. Third, as already mentioned, program length might be significantly reduced without an unreasonable effect on speed if subroutines were generated for common-code blocks instead of in-line code. Fourth, extended signal and body properties could be provided to allow more-sophisticated applications. These properties could support more-complex data structures, such as circular buffers and multiple time scales. Fifth, some of the explicit boundaries, such as SYNCHs and ASYNCHs, which the user must place between asynchronous and synchronous blocks could be inferred by the system. Finally, the BDC could be merged with the task assignment module forming a more-complete system. Part of the task assignment module would be an algorithm for determining the percentage of real time that each processor was running.

## 6. CONCLUSIONS

In conclusion, the work undertaken in this report has encompassed many areas. First, a complete MIMD hardware system was designed, implemented, and debugged. Second, software was provided to make the hardware controllable from a Host Computer. Third, the hardware was demonstrated in a particular application, the 12-channel filter bank. Finally, high-level software tools were designed and implemented to make the hardware more attractive to use by easing the software development task.

What has been created is a complete system which can be used as a general digital signal processing facility. The fact that the MIMD system can be programmed automatically is novel, and forms the basis of the original research of the report. The existing system is modular enough that a new hardware design having different cell structure could still make use of many of the low- and high-level tools already existing.

A 16-cell array has recently been built and debugged. This new hardware will afford us the opportunity to test and, if necessary, upgrade both the low- and high-level software tools.

Future research and development would be concentrated in two areas. First, the existing system could be upgraded by implementing any of the minor upgrades described at the end of Sections 3 and 5. Basically, these upgrades were (1) hardware modifications to support breakpoints and single stepping, and (2) various modifications in the BDC to improve efficiency.

The second area of future research would be in major hardware and software modifications. In the area of hardware, "cell on a chip" architectures which would be supported by the type of low-level tools described in this report could be designed. In the software field, a BDC which could naturally handle block-type data transfers would be a more general-purpose tool than the BDC described in this report.

## **ACKNOWLEDGMENTS**

I would like to thank Gerald O'Leary and Bruce Musicus for supervising the writing of my Master's thesis, on which this report is based. Gerry, once again, was very helpful in providing both technical advice and general guidance; his help was invaluable. In addition, I'd like to thank Ben Gold, Roger Hale, Al Huntoon, and Joe Tierney for answering my technical questions and Ed Adamczyk and Al Davison for their expert technical assistance.

## REFERENCES

1. M.J. Flynn, "Very High-Speed Computing Systems," Proc. IEEE **54**, 1901-1909 (1966).
2. J. Blackmer, G. Frank, and P. Kuekes, "A 200 Million Operations Per Second (MOPS) Systolic Processor," in *Real-Time Signal Processing IV*, Proc. SPIE **298**, 10-18 (1981).
3. A. Gottlieb, R. Grishman, C.P. Kruskal, K.P. McAuliffe, L. Rudolph, and M. Snir, "The NYU Ultracomputer — Designing an MIMD Shared Memory Parallel Computer," IEEE Trans. Comput. **C-32**, 175-189 (1983).
4. M.C. Pease, III, "The Indirect Binary  $n$ -Cube Microprocessor Array," IEEE Trans. Comput. **C-26**, 458-473 (1977).
5. M.A. Zissman, "An Array of Digital Signal Processors," Bachelor's Thesis, MIT (1985).
6. A.L. Fisher, H.T. Kung, L.M. Monier, and Y. Dohi, "The Architecture of a Programmable Systolic Chip," J. VLSI Comput. Syst. **1**, 153-169 (Fall 1984).
7. G.M. Amdahl, G.A. Blaauw, and F.P. Brooks, Jr., "Architecture of the IBM System/360," IBM J. Res. Dev. **8**, 87-100 (1964).
8. T.P. Barnwell, III and C.J.M. Hodges, "A Synchronous Multi-Microprocessor System for Implementing Digital Signal Processing Algorithms," SOUTHCON/82, Orlando, Florida, Vol. 21, No. 4, 23-25 March 1982, pp. 1-6.
9. J.R. Mann and F.M. Rhodes, "A Wafer Scale DTW Multiprocessor," ICASSP '86, Vol. 3, 8-11 April 1986, pp. 1557-1560.
10. S. Kirkpatrick, C.D. Gelatt, Jr., and M.P. Vecchi, "Optimization by Simulated Annealing," Science **220**, 671-680 (1983).

## APPENDIX — USER COMMANDS

While in the Host Control mode, the user can issue instructions to read and write the following:

TMS32010 Register Set

TMS32010 Stack

TMS32010 Data Memory

Cell Offchip Memory

Commands which display, modify, or load memory can only be executed while the array is in Command mode. Command mode is entered when the reset button is pushed or when a *stop* command is issued. Following is a list of commands which are currently available to the user.

### Argument Definitions

*filename*: A file specification recognizable by UNIX, e.g., /u0/maz/tms320/bpf.obj (or just bpf.obj if the array control program was called from /u0/maz/tms320). The file should be the object code resulting from the assembly of a TMS32010 assembly language program in the Texas Instruments SDSMAC format.<sup>†</sup>

*cell\_address*: The hexadecimal representation of the relative address of a cell. Relative addressing begins from the cell which is connected to the HNI. Addressing follows the same rules as those for intercell communication, e.g., the cell which is one cell to the east and one cell to the south of the cell connected to the HNI has address 8101 (=1000 0001 0000 0001).

*memory\_address*: The hexadecimal representation of a memory address. Valid data memory and addresses run from 0000 to 008F. Valid external memory addresses run from 0000 to 0FFF. Leading zeros can be dropped.

*new\_value*: Any 4-digit (16-bit) hexadecimal number, e.g., A8C4.

---

<sup>†</sup> "TMS32010 Assembly Language Programmer's Guide," Texas Instruments (1983).

### Commands (Square Brackets Contain Optional Part of a Command)

***l[oad] filename cell\_address***

Loads the file specified by filename into the cell at relative address *cell\_address*.

***d[isplay] d[ata] m[emory] cell\_address***

Displays the entire 144-word data memory of the cell at relative address *cell\_address*.



***d[isplay] e[xternal] m[emory] cell\_\_address memory\_\_address***

Displays 128 words of external memory, beginning at memory address *memory\_\_address*, of the cell at relative address *cell\_\_address*.

***m[odify] d[ata] m[emory] cell\_\_address memory\_\_address new\_\_value***

Sets the location specified by *memory\_\_address* to *new\_\_value* of the data memory of the cell located at relative address *cell\_\_address*.

***r[un]***

Sends the ***run*** command to the array.

***s[top]***

Sends the ***stop*** command to the array.

***c[lear]***

Clears the CRT screen.

***h[elp]***

Lists the available user commands on the screen below the command line.

***n[ohelp]***

Removes the list of user commands from below the command line.

***q[uit]***

Exits the array control program back to UNIX exec.

Notice that there are no ***display register*** or ***modify register*** commands. These are not necessary because each cell automatically writes the contents of most of the TMS32010 registers to data memory when entering Command mode, as shown in the following table:

Memory Location	TMS32010 Register
88	Low Word of Accumulator
89	High Word of Accumulator
8A	Auxiliary Register 0
8B	Auxiliary Register 1
8C	Top of Stack — PC Register
8D	Second on Stack
8E	Third on Stack
8F	Bottom of Stack

In addition, modifying the data memory locations listed above will modify the corresponding registers when a *run* command is issued.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER ESD-TR-86-102	2. GDOT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle)  An Array Computer for Digital Signal Processing		5. TYPE OF REPORT & PERIOD COVERED  Technical Report
		6. PERFORMING ORG. REPORT NUMBER Technical Report 759
7. AUTHOR(s)  Marc A. Zissman		8. CONTRACT OR GRANT NUMBER(s)  F19628-85-C-0002
9. PERFORMING ORGANIZATION NAME AND ADDRESS Lincoln Laboratory, MIT P.O. Box 73 Lexington, MA 02173-0073		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS Program Element Nos. 33401F and 64754F
11. CONTROLLING OFFICE NAME AND ADDRESS Air Force Systems Command Andrews AFB Washington, DC 20334		12. REPORT DATE 5 January 1987
		13. NUMBER OF PAGES 82
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)  Electronic Systems Division Hanscom AFB, MA 01731		15. SECURITY CLASS. (of this Report)  Unclassified
		15a. DECLASSIFICATION DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report)  Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES  None		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)  <div style="display: flex; justify-content: space-between;"> <div> block diagram compiler digital signal processing MIMD architecture </div> <div> multiprocessor processor arrays </div> </div>		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)  <p>This report describes the implementation of a MIMD array computer designed and built at the Lincoln Laboratory for signal processing. Some of the software tools needed to successfully use such an array are discussed, and the software package written to allow debugging of the array from a host computer is described. The first application of the array, a 12-channel filter bank front-end for a speech recognition system, is discussed. Finally, a block diagram compiler is described. This compiler converts block diagrams, entered at a CAE workstation, into efficient assembly code for all cells in the array.</p>		